Logo
Explore Help
Sign In
intel/llvm
1
0
Fork 0
You've already forked llvm
mirror of https://github.com/intel/llvm.git synced 2026-01-25 01:07:04 +08:00
Code Issues Packages Projects Releases Wiki Activity
Files
9c8bdbcbc502fac7d7d8da5c848cec448daf26ae
llvm/bolt/test
History
Amy Huang fd47ab05e5 Add "REQUIRES: asserts" to test that uses --debug-only flag
2023-03-22 17:05:11 -07:00
..
AArch64
[BOLT] Add .relr.dyn section support
2023-03-17 17:24:19 +04:00
Inputs
[BOLT] Add writable segment for allocatable sections
2023-03-15 00:06:55 +04:00
runtime
[BOLT] Pass instrumentation-file arg for X86 xmm test
2023-03-13 13:37:28 +04:00
Unit
…
X86
Add "REQUIRES: asserts" to test that uses --debug-only flag
2023-03-22 17:05:11 -07:00
bad-exe.test
…
bolt-icf.test
…
bolt-info.test
…
cache+-deprecated.test
…
CMakeLists.txt
[BOLT] Process fragment siblings in lite mode, keep lite mode on
2023-02-08 19:11:27 -08:00
heatmap.test
…
invalid-profile.test
…
keep-aranges.test
…
link_fdata.py
…
lit.cfg.py
[BOLT] Process fragment siblings in lite mode, keep lite mode on
2023-02-08 19:11:27 -08:00
lit.local.cfg
…
lit.site.cfg.py.in
…
no-relocs.test
…
non-empty-debug-line.test
…
pie.test
…
R_ABS.pic.lld.cpp
…
re-optimize.test
…
reorder-data-writable-ptload.c
[BOLT] Add writable segment for allocatable sections
2023-03-15 00:06:55 +04:00
shared-object.test
…
unreadable-profile.test
…
Powered by Gitea Version: 1.25.4 Page: 1176ms Template: 5ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API