mirror of
https://github.com/intel/llvm.git
synced 2026-01-25 09:13:38 +08:00
a964635939
This region is intended to separate alloca operations from reduction variable initialization. This makes it easier to hoist allocas to the entry block before control flow and complex code for initialization. The verifier checks that there is at most one block in the alloc region. This is not sufficient to avoid control flow in general MLIR, but by the time we are converting to LLVMIR structured control flow should already have been lowered to the cf dialect. 1/3 Part 2: https://github.com/llvm/llvm-project/pull/102524 Part 3: https://github.com/llvm/llvm-project/pull/102525
Multi-Level Intermediate Representation
See https://mlir.llvm.org/ for more information.