This website requires JavaScript.
Explore
Help
Sign In
intel
/
llvm
Watch
1
Star
0
Fork
0
You've already forked llvm
mirror of
https://github.com/intel/llvm.git
synced
2026-01-22 23:49:22 +08:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
ae4292abe4982d15cf939cb296243239f8b6556c
llvm
/
mlir
History
Shilei Tian
ae4292abe4
[MLIR][OpenMP] Remove local_unnamed_addr from check line
2023-07-23 18:51:02 -04:00
..
benchmark
/python
…
cmake
/modules
[mlir][python] Add install target for MLIR Python sources.
2023-07-18 11:05:39 -07:00
docs
[mlir][docs][nfc] Fix markdown link
2023-07-23 23:05:47 +02:00
examples
[mlir][python] Remove PythonAttr mapping functionality
2023-07-18 12:21:28 -04:00
include
[mlir][LLVM] Introduce reduction intrinsics for minimum/maximum
2023-07-22 16:25:32 +03:00
lib
[mlir][transform] Add
transform.apply_dce
op
2023-07-22 08:25:02 +02:00
python
[mlir][transform][structured][python] Allow str arg in match_op_names.
2023-07-21 09:36:55 +00:00
test
[MLIR][OpenMP] Remove local_unnamed_addr from check line
2023-07-23 18:51:02 -04:00
tools
[MLIR][ANALYSIS] Add liveness analysis utility
2023-07-21 13:29:14 -07:00
unittests
[MLIR][Presburger] Implement domain and range restriction for PresburgerRelation
2023-07-18 19:12:12 +05:30
utils
…
.clang-format
…
.clang-tidy
…
CMakeLists.txt
…
LICENSE.TXT
…
README.md
…
README.md
Multi-Level Intermediate Representation
See
https://mlir.llvm.org/
for more information.
Reference in New Issue
View Git Blame
Copy Permalink