This website requires JavaScript.
Explore
Help
Sign In
intel
/
llvm
Watch
1
Star
0
Fork
0
You've already forked llvm
mirror of
https://github.com/intel/llvm.git
synced
2026-02-08 17:28:30 +08:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
b1d3faab7a353fa82c2985ecc7822b5a03f393ee
llvm
/
mlir
History
Mogball
b1d3faab7a
[NFC] fix cmake build
2022-04-16 00:56:38 +00:00
..
benchmark
/python
…
cmake
/modules
…
docs
[mlir] Split intrinsics out of LLVMOps.td
2022-04-14 13:23:31 +02:00
examples
…
include
[mlir] Refactor LICM into a utility
2022-04-16 00:37:07 +00:00
lib
[NFC] fix cmake build
2022-04-16 00:56:38 +00:00
python
[mlir][Linalg] Add pooling_nchw_sum op.
2022-04-08 17:57:47 +05:30
test
[mlir][NFC] Cleanup the TestClone pass
2022-04-15 12:57:07 -07:00
tools
Apply clang-tidy fixes for readability-identifier-naming in mlir-parser-fuzzer.cpp (NFC)
2022-04-16 00:44:51 +00:00
unittests
[mlir][ods][NFC] Move enum attribute definitions from OpBase.td to EnumAttr.td
2022-04-15 16:51:14 +00:00
utils
[mlir] Fix a typo to load lsp-mode correctly.
2022-04-14 00:04:40 +00:00
.clang-format
…
.clang-tidy
…
CMakeLists.txt
…
LICENSE.TXT
…
README.md
…
README.md
Multi-Level Intermediate Representation
See
https://mlir.llvm.org/
for more information.
Reference in New Issue
View Git Blame
Copy Permalink