intel/llvm

mirror of https://github.com/intel/llvm.git synced 2026-01-17 06:40:01 +08:00

Files

Siddharth Bhat 24a37a396a [MLIR] add entry block to MLIR grammar.

The MLIR parser allows regions to have an unnamed entry block.
Make this explicit in the language grammar.

Reviewed By: mehdi_amini

Differential Revision: https://reviews.llvm.org/D119950

2022-02-17 15:40:43 +05:30

benchmark/python

[mlir] Use sparse-compiler pass in sparse benchmark

2022-02-09 20:16:47 +00:00

cmake/modules

…

docs

[MLIR] add entry block to MLIR grammar.

2022-02-17 15:40:43 +05:30

examples

[mlir] Update Toy operations to use the hasCustomAssemblyFormat field

2022-02-07 19:03:58 -08:00

include

[MLIR][PDL] Fix typo (NFC)

2022-02-17 10:06:16 +01:00

lib

[mlir] call target materialization more in dialect conversion

2022-02-17 10:13:23 +01:00

python

[mlir][OpDSL] Restructure comprehension.py (NFC).

2022-02-14 12:56:01 +00:00

test

[mlir] call target materialization more in dialect conversion

2022-02-17 10:13:23 +01:00

tools

[mlir] Added oilist primitive

2022-02-17 11:10:24 +05:30

unittests

[MLIR][Presburger] normalizeDivisionByGCD: fix bug when constant term is negative

2022-02-11 17:02:52 +05:30

utils

[mlir][spirv] Add OpenCL fma op and lowering

2022-02-15 11:28:20 +03:00

.clang-format

…

.clang-tidy

…

CMakeLists.txt

…

LICENSE.TXT

…

README.md

…

README.md

Multi-Level Intermediate Representation

See https://mlir.llvm.org/ for more information.