Logo
Explore Help
Sign In
intel/llvm
1
0
Fork 0
You've already forked llvm
mirror of https://github.com/intel/llvm.git synced 2026-01-16 13:35:38 +08:00
Code Issues Packages Projects Releases Wiki Activity
Files
bd3ddcf7e16af3358f4f2ef17079b3fcc41d41c4
llvm/clang/lib/CodeGen/TargetBuiltins
History
Rana Pratap Reddy f2ffb4d20b [AMDGPU] Support for type inferring image load/store builtins for AMDGPU (#140210)
Introduces the builtins for amdgcn_image_load/store/sample.
2025-10-10 15:26:08 +05:30
..
AMDGPU.cpp
[AMDGPU] Support for type inferring image load/store builtins for AMDGPU (#140210)
2025-10-10 15:26:08 +05:30
ARM.cpp
[AArch64][SME] Improve codegen for aarch64.sme.cnts* when not in streaming mode (#154761)
2025-09-12 10:23:57 +01:00
DirectX.cpp
…
Hexagon.cpp
…
NVPTX.cpp
…
PPC.cpp
[Clang][PowerPC] Add __dmr2048 type and DMF crypto builtins (#157152)
2025-09-30 09:16:43 -04:00
RISCV.cpp
[RISCV] Remove unused IntrinsicTypes from help functions in RISCV.cpp. NFC.
2025-09-03 13:00:56 +08:00
SPIR.cpp
…
SystemZ.cpp
…
WebAssembly.cpp
…
X86.cpp
[clang][x86] Change SLLDQ/SRLDQ byte shift intrinsics to use vXi8 types instead of vXi64 (#158671)
2025-09-16 07:53:59 +00:00
Powered by Gitea Version: 1.25.3 Page: 1237ms Template: 5ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API