mirror of
https://github.com/intel/llvm.git
synced 2026-01-16 13:35:38 +08:00
Having both SVE and SME environments essentially means the majority of SVE2 instructions are always available. This PR reflects this at the builtins level whereby +sve+sme is enough to enable this subset. It's a similar story for +sve2p1 whereby the feature means a subset of SME2 instructions are always available.