intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-23 16:06:39 +08:00
Code Issues Packages Projects Releases Wiki Activity
Files
d2b7c09e79a12cb61fc424429b348b2c04364d07
llvm/mlir/lib/Dialect
History
Hanhan Wang 29ad9d6b26 [mlir][spirv] Add lowering for load/store zero-rank memref from std to SPIR-V. 
Differential Revision: https://reviews.llvm.org/D74874
2020-02-21 14:41:12 -05:00
..
AffineOps
[mlir] Add a signedness semantics bit to IntegerType
2020-02-21 09:16:54 -05:00
FxpMathOps
[mlir] Add a signedness semantics bit to IntegerType
2020-02-21 09:16:54 -05:00
GPU
[mlir] Add a signedness semantics bit to IntegerType
2020-02-21 09:16:54 -05:00
Linalg
[mlir] Add a signedness semantics bit to IntegerType
2020-02-21 09:16:54 -05:00
LLVMIR
[MLIR] change NVVM.mma.sync to the most useful variant.
2020-02-18 17:57:04 -08:00
LoopOps
[MLIR] Allow Loop dialect IfOp and ForOp to define values
2020-02-21 10:05:32 -08:00
OpenMP
Remove static registration for dialects, and the "alwayslink" hack for passes
2020-02-12 09:13:02 +00:00
QuantOps
[mlir] Refactor the structure of the 'verifyConstructionInvariants' methods.
2020-02-20 10:37:52 -08:00
SDBM
Remove static registration for dialects, and the "alwayslink" hack for passes
2020-02-12 09:13:02 +00:00
Shape
[mlir] Start Shape dialect
2020-02-11 14:42:59 -08:00
SPIRV
[mlir][spirv] Add lowering for load/store zero-rank memref from std to SPIR-V.
2020-02-21 14:41:12 -05:00
StandardOps
[mlir] Add a signedness semantics bit to IntegerType
2020-02-21 09:16:54 -05:00
VectorOps
[mlir] Add a signedness semantics bit to IntegerType
2020-02-21 09:16:54 -05:00
CMakeLists.txt
Remove static registration for dialects, and the "alwayslink" hack for passes
2020-02-12 09:13:02 +00:00
Traits.cpp
…