intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-24 08:30:34 +08:00
Code Issues Packages Projects Releases Wiki Activity
Files
da4ffc64e4a13d9d5fea5acff63b24d74a065cef
llvm/mlir/lib
History
River Riddle c0a33aaa80 [mlir][Diagnostic] Don't store Operation arguments as a DiagnosticArgument 
Summary: Diagnostics may be cached in the parallel diagnostic handler to preserve proper ordering. Storing the Operation as a DiagnosticArgument is problematic as the operation may be erased or changed before it finally gets printed.

Differential Revision: https://reviews.llvm.org/D77675
2020-04-07 12:49:06 -07:00
..
Analysis
[MLIR] fix/update affine data copy utility for max/min bounds
2020-04-07 13:55:42 +05:30
Conversion
[MLIR] Introduce std.alloca op
2020-04-07 15:45:07 +05:30
Dialect
[mlir][spirv] Fix wrong Phi parent block for back-to-back loops
2020-04-07 12:54:54 -04:00
EDSC
…
ExecutionEngine
[MLIR] Add simple runner utilities for timing
2020-03-31 23:08:29 +05:30
Interfaces
…
IR
[mlir][Diagnostic] Don't store Operation arguments as a DiagnosticArgument
2020-04-07 12:49:06 -07:00
Parser
…
Pass
[mlir] NFC: Fix trivial typo
2020-04-05 11:30:30 +09:00
Quantizer
[mlir][Pass] Add support for generating pass utilities via tablegen
2020-04-01 02:10:46 -07:00
Support
[mlir] Refactor and cleanup the translation facilities.
2020-04-05 16:21:21 -07:00
TableGen
[mlir][ODS] Add support for variadic regions.
2020-04-05 01:03:38 -07:00
Target
Remove SequentialType from the type heirarchy.
2020-04-06 17:03:49 -07:00
Transforms
[MLIR] fix/update affine data copy utility for max/min bounds
2020-04-07 13:55:42 +05:30
Translation
[mlir] Refactor and cleanup the translation facilities.
2020-04-05 16:21:21 -07:00
CMakeLists.txt
…