mirror of
https://github.com/linux-sunxi/u-boot-sunxi.git
synced 2024-02-12 11:16:03 +08:00
ppc: m68k: Move i2c1_clk, i2c2_clk to arch_global_data
Move these fields into arch_global_data and tidy up. This is needed for both ppc and m68k since they share the i2c driver. Signed-off-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
@ -481,9 +481,9 @@ int get_clocks(void)
|
||||
gd->sdhc_clk = sdhc_clk;
|
||||
#endif
|
||||
gd->arch.core_clk = core_clk;
|
||||
gd->i2c1_clk = i2c1_clk;
|
||||
gd->arch.i2c1_clk = i2c1_clk;
|
||||
#if !defined(CONFIG_MPC832x)
|
||||
gd->i2c2_clk = i2c2_clk;
|
||||
gd->arch.i2c2_clk = i2c2_clk;
|
||||
#endif
|
||||
#if !defined(CONFIG_MPC8309)
|
||||
gd->arch.enc_clk = enc_clk;
|
||||
@ -558,9 +558,11 @@ static int do_clocks(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
|
||||
printf(" SEC: %-4s MHz\n",
|
||||
strmhz(buf, gd->arch.enc_clk));
|
||||
#endif
|
||||
printf(" I2C1: %-4s MHz\n", strmhz(buf, gd->i2c1_clk));
|
||||
printf(" I2C1: %-4s MHz\n",
|
||||
strmhz(buf, gd->arch.i2c1_clk));
|
||||
#if !defined(CONFIG_MPC832x)
|
||||
printf(" I2C2: %-4s MHz\n", strmhz(buf, gd->i2c2_clk));
|
||||
printf(" I2C2: %-4s MHz\n",
|
||||
strmhz(buf, gd->arch.i2c2_clk));
|
||||
#endif
|
||||
#if defined(CONFIG_MPC8315)
|
||||
printf(" TDM: %-4s MHz\n",
|
||||
|
@ -406,7 +406,7 @@ int get_clocks (void)
|
||||
*/
|
||||
#if defined(CONFIG_MPC8540) || defined(CONFIG_MPC8541) || \
|
||||
defined(CONFIG_MPC8560) || defined(CONFIG_MPC8555)
|
||||
gd->i2c1_clk = sys_info.freqSystemBus;
|
||||
gd->arch.i2c1_clk = sys_info.freqSystemBus;
|
||||
#elif defined(CONFIG_MPC8544)
|
||||
/*
|
||||
* On the 8544, the I2C clock is the same as the SEC clock. This can be
|
||||
@ -416,14 +416,14 @@ int get_clocks (void)
|
||||
* PORDEVSR2_SEC_CFG bit is 0 on all 85xx boards that are not an 8544.
|
||||
*/
|
||||
if (gur->pordevsr2 & MPC85xx_PORDEVSR2_SEC_CFG)
|
||||
gd->i2c1_clk = sys_info.freqSystemBus / 3;
|
||||
gd->arch.i2c1_clk = sys_info.freqSystemBus / 3;
|
||||
else
|
||||
gd->i2c1_clk = sys_info.freqSystemBus / 2;
|
||||
gd->arch.i2c1_clk = sys_info.freqSystemBus / 2;
|
||||
#else
|
||||
/* Most 85xx SOCs use CCB/2, so this is the default behavior. */
|
||||
gd->i2c1_clk = sys_info.freqSystemBus / 2;
|
||||
gd->arch.i2c1_clk = sys_info.freqSystemBus / 2;
|
||||
#endif
|
||||
gd->i2c2_clk = gd->i2c1_clk;
|
||||
gd->arch.i2c2_clk = gd->arch.i2c1_clk;
|
||||
|
||||
#if defined(CONFIG_FSL_ESDHC)
|
||||
#if defined(CONFIG_MPC8569) || defined(CONFIG_P1010) ||\
|
||||
|
@ -130,11 +130,11 @@ int get_clocks(void)
|
||||
* AN2919.
|
||||
*/
|
||||
#ifdef CONFIG_MPC8610
|
||||
gd->i2c1_clk = sys_info.freqSystemBus;
|
||||
gd->arch.i2c1_clk = sys_info.freqSystemBus;
|
||||
#else
|
||||
gd->i2c1_clk = sys_info.freqSystemBus / 2;
|
||||
gd->arch.i2c1_clk = sys_info.freqSystemBus / 2;
|
||||
#endif
|
||||
gd->i2c2_clk = gd->i2c1_clk;
|
||||
gd->arch.i2c2_clk = gd->arch.i2c1_clk;
|
||||
|
||||
if (gd->cpu_clk != 0)
|
||||
return 0;
|
||||
|
Reference in New Issue
Block a user