mirror of
				https://github.com/linux-sunxi/u-boot-sunxi.git
				synced 2024-02-12 11:16:03 +08:00 
			
		
		
		
	arm: rmobile: Add SH QSPI base register address
This adds base register address of SH QSPI. Currently, SH QSPI is used only from R8A7790 and R8A7791. Signed-off-by: Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
This commit is contained in:
		
				
					committed by
					
						
						Nobuhiro Iwamatsu
					
				
			
			
				
	
			
			
			
						parent
						
							16bf36f779
						
					
				
				
					commit
					82852762ce
				
			@ -19,6 +19,7 @@
 | 
				
			|||||||
#define DBSC3_1_BASE		0xE67A0000
 | 
					#define DBSC3_1_BASE		0xE67A0000
 | 
				
			||||||
#define TMU_BASE		0xE61E0000
 | 
					#define TMU_BASE		0xE61E0000
 | 
				
			||||||
#define	GPIO5_BASE		0xE6055000
 | 
					#define	GPIO5_BASE		0xE6055000
 | 
				
			||||||
 | 
					#define SH_QSPI_BASE	0xE6B10000
 | 
				
			||||||
 | 
					
 | 
				
			||||||
#define S3C_BASE		0xE6784000
 | 
					#define S3C_BASE		0xE6784000
 | 
				
			||||||
#define S3C_INT_BASE		0xE6784A00
 | 
					#define S3C_INT_BASE		0xE6784A00
 | 
				
			||||||
 | 
				
			|||||||
@ -19,6 +19,7 @@
 | 
				
			|||||||
#define DBSC3_1_BASE	0xE67A0000
 | 
					#define DBSC3_1_BASE	0xE67A0000
 | 
				
			||||||
#define TMU_BASE	0xE61E0000
 | 
					#define TMU_BASE	0xE61E0000
 | 
				
			||||||
#define	GPIO5_BASE	0xE6055000
 | 
					#define	GPIO5_BASE	0xE6055000
 | 
				
			||||||
 | 
					#define SH_QSPI_BASE	0xE6B10000
 | 
				
			||||||
 | 
					
 | 
				
			||||||
#define S3C_BASE	0xE6784000
 | 
					#define S3C_BASE	0xE6784000
 | 
				
			||||||
#define S3C_INT_BASE	0xE6784A00
 | 
					#define S3C_INT_BASE	0xE6784A00
 | 
				
			||||||
 | 
				
			|||||||
		Reference in New Issue
	
	Block a user