Ang, Chee Hong 877ec6ebbd arm: socfpga: stratix10: Add Stratix10 FPGA into FPGA device table ...

Enable 'fpga' command in u-boot. User will be able to use the FPGA
command to program the FPGA on Stratix10 SoC.

Signed-off-by: Ang, Chee Hong <chee.hong.ang@intel.com>

2018-12-20 17:12:25 +01:00

..

ACEX1K.c

SPDX: Convert all of our single license tags to Linux Kernel style

2018-05-07 09:34:12 -04:00

altera.c

arm: socfpga: stratix10: Add Stratix10 FPGA into FPGA device table

2018-12-20 17:12:25 +01:00

cyclon2.c

SPDX: Convert all of our single license tags to Linux Kernel style

2018-05-07 09:34:12 -04:00

fpga.c

cmd: fpga: Add support to load secure bitstreams

2018-06-01 11:37:31 +02:00

ivm_core.c

SPDX: Convert all of our single license tags to Linux Kernel style

2018-05-07 09:34:12 -04:00

Kconfig

arm: socfpga: stratix10: Add Stratix 10 FPGA Reconfiguration Driver

2018-12-20 17:12:25 +01:00

lattice.c

SPDX: Convert all of our single license tags to Linux Kernel style

2018-05-07 09:34:12 -04:00

Makefile

arm: socfpga: stratix10: Add Stratix 10 FPGA Reconfiguration Driver

2018-12-20 17:12:25 +01:00

socfpga_arria10.c

arm: socfpga: fpga: fix type of local variable

2018-10-31 01:41:10 +01:00

socfpga_gen5.c

arm: socfpga: fpga: fix type of local variable

2018-10-31 01:41:10 +01:00

socfpga.c

SPDX: Convert all of our single license tags to Linux Kernel style

2018-05-07 09:34:12 -04:00

spartan2.c

SPDX: Convert all of our single license tags to Linux Kernel style

2018-05-07 09:34:12 -04:00

spartan3.c

SPDX: Convert all of our single license tags to Linux Kernel style

2018-05-07 09:34:12 -04:00

stratix10.c

arm: socfpga: stratix10: Add Stratix 10 FPGA Reconfiguration Driver

2018-12-20 17:12:25 +01:00

stratixII.c

SPDX: Convert all of our single license tags to Linux Kernel style

2018-05-07 09:34:12 -04:00

stratixv.c

SPDX: Convert all of our single license tags to Linux Kernel style

2018-05-07 09:34:12 -04:00

virtex2.c

SPDX: Convert all of our single license tags to Linux Kernel style

2018-05-07 09:34:12 -04:00

xilinx.c

fpga: zynqmp: Add secure bitstream loading for ZynqMP

2018-06-01 11:37:31 +02:00

zynqmppl.c

fpga: zynqmp: Modify PL bitstream loading sequence

2018-09-26 10:15:00 +02:00

zynqpl.c

drivers: fpga: zynqpl: fix compilation with SPL

2018-07-19 10:49:57 +02:00