Files
u-boot-sunxi/drivers
Patrice Chotard 990dba6498 clk: clk_stm32f: Fix PLLSAICFGR_PLLSAIP_4 divider value
PLLSAIP divider uses 2 bits (bits 16 and 17) into RCC_PLLSAICFGR
register, available combination are :
  00: PLLSAIP = 2
  01: PLLSAIP = 4
  10: PLLSAIP = 6
  11: PLLSAIP = 8

Previously, the divider value was incorrectly set to 6.

Signed-off-by: Patrice Chotard <patrice.chotard@st.com>
2018-01-28 09:39:15 -05:00
..
2018-01-22 23:09:14 +01:00
2018-01-24 11:28:44 -05:00
2018-01-26 12:38:13 +01:00
2018-01-26 20:02:33 +05:30
2018-01-16 06:59:39 +01:00
2018-01-26 07:46:34 -05:00
2017-11-06 09:51:01 -05:00
2018-01-26 12:38:13 +01:00
2017-11-20 09:58:31 +01:00
2017-06-01 07:03:10 -06:00
2018-01-26 07:46:34 -05:00