FPGA/gowin_riscv
1
0
Fork 0
mirror of https://github.com/binhnguyen288-source/gowin_riscv.git synced 2025-12-16 15:11:03 +08:00
Code Issues Packages Projects Releases Wiki Activity
4 Commits 1 Branch 0 Tags
main
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Nguyen The Binh d81592ea9c Update uart
2023-05-17 17:21:15 +07:00
impl
Update uart
2023-05-17 17:21:15 +07:00
src
Update uart
2023-05-17 17:21:15 +07:00
.gitattributes
Initial commit
2023-05-16 18:33:28 +07:00
LICENSE
Initial commit
2023-05-16 18:33:28 +07:00
README.md
Initial commit
2023-05-16 18:33:28 +07:00
rmii.gprj
Update uart
2023-05-17 17:21:15 +07:00
rmii.gprj.user
Update uart
2023-05-17 17:21:15 +07:00

README.md

gowin_riscv

RISC V CPU with ethernet RMII interface on gowin FPGA

Reference in New Issue View Git Blame Copy Permalink
Description
No description provided
Readme MIT 241 KiB
Languages
HTML 93.2%
Coq 4.1%
Verilog 1.6%
SystemVerilog 0.8%
Tcl 0.2%