Media/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-09-15 13:01:45 +08:00
Code Issues Packages Projects Releases Wiki Activity

build: Updated the UAPI headers to v2.0-rc27

Browse Source 
Signed-off-by: Pratik Bari <pratik.bari@intel.com>
This commit is contained in:
Pratik Bari
2024-11-14 15:44:42 +00:00
committed by Compute-Runtime-Automation
parent c9a3b9afd4
commit 90ef587aa8
3 changed files with 21 additions and 15 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
third_party/uapi/drm-uapi-helper/master/.version vendored
View File

@ -1,2 +1,2 @@
git_revision: v2.0-rc24
git_revision: v2.0-rc27
git_url: https://github.com/intel-gpu/drm-uapi-helper

9
third_party/uapi/drm-uapi-helper/master/i915_drm.h vendored
View File

@ -641,12 +641,7 @@ typedef struct drm_i915_irq_wait {
#define I915_SCHEDULER_CAP_PRIORITY (1ul << 1)
#define I915_SCHEDULER_CAP_PREEMPTION (1ul << 2)
#define I915_SCHEDULER_CAP_SEMAPHORES (1ul << 3)
/*
* BUSY_STATS is deprecated on platforms with GuC based submission and will not
* be available at all on newer platforms. It has accuracy issues due to the
* conversions from tick counts to wall time.
* BUSY_TICKS_STATS should be used instead.
*/
#define I915_SCHEDULER_CAP_ENGINE_BUSY_STATS (1ul << 4)
/*
* Indicates the 2k user priority levels are statically mapped into 3 buckets as
@ -2355,7 +2350,7 @@ struct i915_context_param_engines {
#define I915_CONTEXT_ENGINES_EXT_LOAD_BALANCE 0 /* see i915_context_engines_load_balance */
#define I915_CONTEXT_ENGINES_EXT_BOND 1 /* see i915_context_engines_bond */
#define I915_CONTEXT_ENGINES_EXT_PARALLEL_SUBMIT 2 /* see i915_context_engines_parallel_submit */
struct i915_engine_class_instance engines[0];
struct i915_engine_class_instance engines[];
} __attribute__((packed));
#define I915_DEFINE_CONTEXT_PARAM_ENGINES(name__, N__) struct { \

25
third_party/uapi/drm-uapi-helper/master/i915_drm_prelim.h vendored
View File

@ -134,13 +134,14 @@ struct prelim_i915_user_extension {
* Note that I915_PMU_SAMPLE_BITS is 4 so a max of 16 events can be sampled for
* an engine. For the PRELIM version start at half of that value.
*/
#define PRELIM_I915_SAMPLE_BUSY_TICKS 8
#define PRELIM_I915_SAMPLE_BUSY_TICKS 8
#define PRELIM_I915_SAMPLE_TOTAL_TICKS 9
#define PRELIM_I915_PMU_ENGINE_BUSY_TICKS(class, instance) \
__I915_PMU_ENGINE(class, instance, PRELIM_I915_SAMPLE_BUSY_TICKS)
#define PRELIM_I915_SCHEDULER_CAP_ENGINE_BUSY_TICKS_STATS (1ul << 16)
#define PRELIM_I915_PMU_ENGINE_TOTAL_TICKS(class, instance) \
__I915_PMU_ENGINE(class, instance, PRELIM_I915_SAMPLE_TOTAL_TICKS)
/*
* HW error counters.
*/
@ -211,6 +212,16 @@ struct prelim_i915_user_extension {
#define PRELIM_I915_PVC_PMU_SOC_ERROR_NONFATAL_CD0_MDFI (125)
#define PRELIM_I915_PVC_PMU_SOC_ERROR_NONFATAL_MDFI_EAST (126)
#define PRELIM_I915_PVC_PMU_SOC_ERROR_NONFATAL_MDFI_SOUTH (127)
#define PRELIM_I915_PVC_PMU_SOC_ERROR_FATAL_IOSF_PCIAER (128)
#define PRELIM_I915_PVC_PMU_SOC_ERROR_FATAL_IOSF_PCIEER (129)
#define PRELIM_I915_PVC_PMU_SOC_ERROR_FATAL_UR_RESPONSE (130)
#define PRELIM_I915_PVC_PMU_SOC_ERROR_FATAL_SERR_SPI (131)
#define PRELIM_I915_PVC_PMU_SOC_ERROR_FATAL_HBM_PUNIT_MCA (132)
#define PRELIM_I915_PVC_PMU_SOC_ERROR_FATAL_PCIAER (133)
#define PRELIM_I915_PVC_PMU_SOC_ERROR_FATAL_PCIEER (134)
#define PRELIM_I915_PVC_PMU_SOC_ERROR_FATAL_UR (135)
#define PRELIM_I915_PVC_PMU_SOC_ERROR_FATAL_SERR_SRCS (136)
#define PRELIM_I915_PVC_PMU_SOC_ERROR_FATAL_HBM_MCA (137)
#define PRELIM_I915_PMU_HW_ERROR(gt, id) \
((__PRELIM_I915_PMU_HW_ERROR_EVENT_ID_OFFSET + (id)) | \
@ -966,7 +977,7 @@ struct prelim_drm_i915_debug_event_vm_bind {
__u64 va_length;
__u32 num_uuids;
__u32 flags;
__u64 uuids[0];
__u64 uuids[];
} __attribute__((packed));
struct prelim_drm_i915_debug_event_eu_attention {
@ -993,7 +1004,7 @@ struct prelim_drm_i915_debug_event_eu_attention {
* 'pair' instead of individual EUs.
*/
__u8 bitmask[0];
__u8 bitmask[];
} __attribute__((packed));
struct prelim_drm_i915_debug_event_page_fault {
@ -1021,7 +1032,7 @@ struct prelim_drm_i915_debug_event_page_fault {
* The order of the bitmask array is before, after, resolved.
*/
__u8 bitmask[0];
__u8 bitmask[];
} __attribute__((packed));
struct prelim_drm_i915_debug_read_uuid {
@ -1050,7 +1061,7 @@ struct prelim_drm_i915_debug_event_engines {
__u64 client_handle;
__u64 ctx_handle;
__u64 num_engines;
struct prelim_drm_i915_debug_engine_info engines[0];
struct prelim_drm_i915_debug_engine_info engines[];
} __attribute__((packed));
struct prelim_drm_i915_debug_vm_open {