Media
/
compute-runtime
mirror of https://github.com/intel/compute-runtime.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
5,927 Commits 36 Branches 610 Tags 177 MiB
Commit Graph

582 Commits

Author SHA1 Message Date
Andrzej Swierczynski bdf8c5fc90 Extend UnifiedMemoryProperties constructor to take device bitfield 
Related-To: NEO-4722

Change-Id: Ice185f1792635922e9bb89cd7329e6501bc585e0
Signed-off-by: Andrzej Swierczynski <andrzej.swierczynski@intel.com>
 2020-10-06 16:35:08 +02:00
Zbigniew Zdanowicz 820efffdd0 Switch default CPU cache flush to disabled in direct submission 
Change-Id: I1a5e5f67d3e6af129aeb611f203c243d892321bb
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-10-06 15:19:32 +02:00
Zbigniew Zdanowicz 28ef5fa709 Move pipecontrol w/a estimation to dedicated class 
Change-Id: I8ceaa2dff94dd7148daf921568fd30f098e5dae4
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-10-06 15:02:37 +02:00
Zbigniew Zdanowicz ce1b669cda Use single class to program load register command 
Change-Id: I90fe084409588cb32f0ac43a3db5082047d7a68b
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-10-06 13:45:35 +02:00
Maciej Dziuban 138f04bdcd Enable L1 cache for Tigerlake 
Change-Id: I33513ed084f9d06ceca11315cac03f1b682db535
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
Related-To: NEO-4832
 2020-10-06 13:26:54 +02:00
Konstanty Misiak ec054a87da Fix builtin compiling with ZEBin 
Related-To: NEO-5020

Change-Id: I2698db921e8b6c61ee592a0d6611dc38173a1688
Signed-off-by: Konstanty Misiak <konstanty.misiak@intel.com>
 2020-10-06 13:04:45 +02:00
Slawomir Milczarek 5f7b763ce5 Use kernel info to determine if AUX resolves required 
This commit decouples the logic for AUX resolves from set kernel arg handlers.

Related-To: NEO-5107

Change-Id: I4c2912dc18633bcaefddb03cc6966e859d95262c
Signed-off-by: Slawomir Milczarek <slawomir.milczarek@intel.com>
 2020-10-06 09:56:49 +02:00
Filip Hazubski 89be51cd94 Update CL_MEM_FORCE_HOST_MEMORY_INTEL flag 
Rename CL_MEM_FORCE_SHARED_PHYSICAL_MEMORY_INTEL to
CL_MEM_FORCE_HOST_MEMORY_INTEL.
Rename MemoryFlags::forceSharedPhysicalMemory to MemoryFlags::forceHostMemory.

Change-Id: I48c0ae958ff55f2aef71cf99ed274d021a3c1f19
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-10-05 20:33:35 +02:00
Lukasz Jobczyk 447c3f5800 Add debug flag to disable gem close worker 
Change-Id: If2453b2c168aa7086ad387f97ac2255291e08ae1
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-05 14:44:33 +02:00
Zbigniew Zdanowicz 2717fcae54 Unify programming of atomic command 
Change-Id: I13afdb44fb83beaa8673eb6456d2a8edcb6ac047
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-10-05 13:37:52 +02:00
Filip Hazubski 60430d79ee Update OpenCL C features reporting to the compiler 
Pass features also with -cl-ext option.

Change-Id: I1a1c68b655a2108be51c7d57be771591ee0b14e7
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-10-05 10:27:30 +02:00
Jaroslaw Chodor 746cf7fd33 Reuse old build options if new ones are NULL 
Change-Id: I435e7ec8554b0429dcf4f6f8d9d4fd80e70b68c6
 2020-10-04 16:54:02 +02:00
Lukasz Jobczyk 1fdd326ba0 Enhance bind log 
Change-Id: I202d4f65b71aeda18b20312ef05c910c0c937d19
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-02 12:48:25 +02:00
Jaime Arteaga 9f9bf38d64 Copy user buffers when not accepted by Kernel 
When performing copy operations to or from buffers allocated by the
user, it could happen that the buffer address is not accepted by
kernel, even though the buffer is valid. In those ocassions, then
allocate a new graphics allocation and copy the user buffer.

Change-Id: I6b1b6f2ef5fea0acf32c868bc87eafe8746f9a79
Signed-off: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2020-10-02 10:03:18 +02:00
Raiyan Latif 921e30802a Add L3_CONTROL cmd format for Gen12LP 
Change-Id: Ibae6c3f10a54accb333aa1b21163024aac8cf93c
Signed-off-by: Raiyan Latif <raiyan.latif@intel.com>
 2020-10-01 18:17:29 +02:00
Zbigniew Zdanowicz 18ccd448f2 Unify programming of semaphore command 
Change-Id: Iae9060935554df366d9687e9f16c3b5dce9155ee
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-10-01 16:26:33 +02:00
Lukasz Jobczyk d1a9174204 Enable early pin on direct submission 
Resolves: NEO-5112

Change-Id: I79398dda9de3584d327e9448dd57e9a3ed37b377
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-01 10:42:13 +02:00
Lukasz Jobczyk e7a1b53ec7 Use new residency model if supported 
Related-To: NEO-5007

Change-Id: I74ee500c94d2fea0f8d99dd1b912aa10536b6cae
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-01 07:58:29 +02:00
Zbigniew Zdanowicz 5af3a46662 Add debug flag to disable cache flush 
Related-To: NEO-5144

Change-Id: I29590d840a641dfcf3fc4d099ca84f196c8fdc1f
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-09-30 16:38:35 +02:00
Katarzyna Cencelewska ee63b7a840 Initialize storageInfo for new create allocation 
in WddmMemoryManager::allocateGraphicsMemory64kb

Change-Id: Ie7ef14f2960c3923014941882c63f116ef265d74
Signed-off-by: Katarzyna Cencelewska <katarzyna.cencelewska@intel.com>
 2020-09-30 13:07:50 +02:00
Lukasz Jobczyk 76501a2921 Adjust early BO pin to new residency model 
Resolves: NEO-5112

Change-Id: Ia65b1d75f957669999f7de423716a1e3cffc4032
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-09-30 12:24:47 +02:00
Aravind Gopalakrishnan 9c84458b65 Move new fields in struct to group with other uint32_t 
Change-Id: I2bf9a37a7147ece654e214b648fcbfaed6898e9e
Signed-off-by: Aravind Gopalakrishnan <Aravind.Gopalakrishnan@intel.com>
 2020-09-30 10:43:30 +02:00
Bartosz Dunajski 44a6d70ced Dont use Packets without profiling data to calculate kernel duration 
Change-Id: I710348835f8884a3b244502f53ff4e4980441654
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-09-29 17:09:01 +02:00
Maciej Plewka 52b785552b Fix memory fill using bliter 
Change-Id: Idf2463361c19f80e11a920aebf7ad1194cd3c2bb
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2020-09-29 16:16:30 +02:00
Sebastian Luzynski 8093400baf Change default state of CSR. 
Change-Id: I1124ff538de37736996d4cae3e827950b1022a8f
Signed-off-by: Sebastian Luzynski <sebastian.jozef.luzynski@intel.com>
 2020-09-29 12:57:32 +02:00
Maciej Plewka e34c319ed7 Special address pool at External heap begining 
Change-Id: I7da6e67010ff7a819aec25abea9213b6e43e348e
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2020-09-29 07:51:12 +02:00
Bartosz Dunajski 28acc2c8f6 Remove lowPriorityEngineType member 
Change-Id: I39908addf1c3a12f7807479132d0a6d5a4398d7b
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-09-28 17:02:56 +02:00
Bartosz Dunajski 1b0983d7db Debug logs: print tag allocation address. 
Change-Id: Ia5d8cf16fa42f7b1f567e4ac79fae61bbcb6f13a
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-09-28 16:38:46 +02:00
Andrzej Koska 0cc717b1b4 Adding support to packed formats 
Related-To: NEO-4949
Change-Id: I5cbff44d6463fa6c7aa71f641e11b593a1dcf11e
Signed-off-by: Andrzej Koska <andrzej.koska@intel.com>
 2020-09-28 14:49:54 +02:00
Bartosz Dunajski 55bd544402 Lazy evaluate arguments of printDebugStrings(...) function 
Change-Id: Ie44e109fd9235c5df32fb90b9e6fc6058e558a99
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-09-25 18:38:58 +02:00
Sebastian Luzynski d24850cff3 Alter API with additional kernel exec info. 
Related-To: NEO-4875
Change-Id: I10a5e3bfc32be520c3554c992dc36591fc1ff599
Signed-off-by: Sebastian Luzynski <sebastian.jozef.luzynski@intel.com>
 2020-09-25 13:00:24 +02:00
Bartosz Dunajski f92f01e190 Enhance GPU breakpoint capabilities 
Change-Id: Id28afb7ab584eeb5063c7311fed41d7a31edbec7
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-09-24 16:03:19 +02:00
Vinod Tipparaju 8d0df0c8a7 Reset cmdList - Fix to set genericMediaStateClear bit during programSBA 
This resolves corruptions by flushing ID cache on HW

Change-Id: I56919360ac126cec67c5cbcf6380acfd72e0bcdb
Signed-off-by: Vinod Tipparaju <vinod.tipparaju@intel.com>
 2020-09-24 13:42:04 +02:00
Lukasz Jobczyk c1b9580174 Disable binding by default 
Change-Id: Ib90b7ef4eb196af7bd3c36b28cbcb2b6569452dd
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-09-24 10:24:57 +02:00
Bartosz Dunajski 2a69b1ed78 Select correct heap base address for ISA 
Change-Id: I400f965faa4615519729756daa78350a46c46ff2
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-09-23 14:21:22 +02:00
Lukasz Jobczyk 1d4568e548 Set bb end pointer correctly in batched submission 
Related-To: NEO-5112

Change-Id: Ideff314e4aee501a02f07142b99307b8d6c08fa1
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-09-23 10:43:00 +02:00
Michal Mrozek 76a9ccc095 Do not flush caches in ULLS submissions by default. 
Change-Id: I4a1c96c597eef8b85e4e43e90cdc4779765eb72b
Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2020-09-23 09:46:08 +02:00
Lukasz Jobczyk d20e3af187 Enable gem close worker on direct submission 
Related-To: NEO-5112

Change-Id: I1b6950d0308d98cca09051d6fea46d51c10d2a6a
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-09-23 08:10:14 +02:00
Zbigniew Zdanowicz 3b6f9b7cb6 Add implicit flush for new resources and idling gpu 
Related-To: NEO-5100

Change-Id: I57fdb8eecd88124c4c9171014950554c35dbecd1
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-09-22 21:50:02 +02:00
Bartosz Dunajski 8db8b09339 Use dedicated helper to detect ISA placement requirement 
Change-Id: I701c64b52fddfef1e493f4adaef4edc28f5ffdf0
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-09-22 13:30:12 +02:00
Mateusz Hoppe 6ba7a3f6c1 Internal update 
Change-Id: I84965fc114101683a63d7b2eae465a2f46e23603
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-09-22 09:03:27 +02:00
Aravind Gopalakrishnan 2e912aff52 Add device capability for timestamp valid bits 
Change-Id: Ib4a0f4ce80f0fc3649f366ceb458e8f506a97e34
Signed-off-by: Aravind Gopalakrishnan <Aravind.Gopalakrishnan@intel.com>
 2020-09-21 18:15:54 +02:00
Bartosz Dunajski 5b31b31734 Remove low priority and internal engine index variables 
Change-Id: I984dbcedd5456cfdee284f4d2eda1371ba77f0d0
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-09-21 16:44:14 +02:00
Lukasz Jobczyk 9790c2991d Use new residency model by default 
Related-To: NEO-5007

Change-Id: Id39ac53e00e126237200d80e493706e2eed53b30
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-09-21 08:09:11 +02:00
Mateusz Hoppe 2a18177ecb Minor fixes for compiler warnings 
Change-Id: I25aa3a31d65e3055850c4731da77a83e3b7a41ab
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-09-19 10:59:52 +02:00
Mateusz Hoppe b7852303e8 Adding getter to BufferObject 
Related-To: NEO-4964

Change-Id: I0bbac01cac9cf0468a78afba4ddc984ec8b55eb2
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-09-18 15:27:06 +02:00
Lukasz Jobczyk b81a78d0e9 Evict USM cpu allocation after migration 
Related-To: NEO-5007

Change-Id: I3c91af3ca22cb6233d530b252cc0c75d8fc2f8b5
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-09-18 13:01:45 +02:00
Mateusz Hoppe 6ae58249a1 Change path in cmake 
Related-To: NEO-4964

Change-Id: I21fd1568eee9bcecca583452917ebe7b17710bec
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-09-18 11:58:06 +02:00
Mateusz Hoppe eb287d87d7 Register Allocations 
Related-To: NEO-4964

Change-Id: I792dd7f7d6d594f51701ec7a40b2c0d36531b02b
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-09-18 10:34:02 +02:00
Mateusz Jablonski 98c9e3f6ca Verify GL sharing based on luid from wglGetLuidINTEL function 
Related-To: NEO-5016
Change-Id: I4409132ce000d6052c7f69a9b19c01389d51c2de
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2020-09-18 09:51:28 +02:00