Media
/
compute-runtime
mirror of https://github.com/intel/compute-runtime.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
6,228 Commits 36 Branches 610 Tags 177 MiB
Commit Graph

69 Commits

Author SHA1 Message Date
Filip Hazubski ed04053007 Add hwhelper function allowRenderCompressionForContext 
Rename and unify compression related functions.

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-11-12 13:16:51 +01:00
Slawomir Milczarek b7d5427f01 CPU access disallowed mode and blitter amendments 
Related-To: NEO-4876

Change-Id: I7d6de1a0530e9c4f8bcf302824242033d3ca724a
Signed-off-by: Slawomir Milczarek <slawomir.milczarek@intel.com>
 2020-11-03 13:04:28 +01:00
Maciej Plewka 44af85b492 Return correct maxFillSize property 
Related-To: NEO-5205

Change-Id: I62b7fec89451c640f70028b8d3ecb81f7655225d
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2020-11-02 16:10:01 +01:00
Piotr Zdunowski 4c2d92890f Opensource ADLS. 
Resolves: NEO-5092

Change-Id: I544247a057a667ce6423f2e59ba4ca769e866479
Signed-off-by: Piotr Zdunowski <piotr.zdunowski@intel.com>
 2020-10-21 19:07:38 +02:00
Kamil Kopryk 914ace6165 Add blitter support for read/write images OpenCL 
Change-Id: I5a74bcbdc5a5d7c20f55ee3c59839077649778c4
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
Related-To: NEO-4692
 2020-10-21 16:55:38 +02:00
Michal Mrozek a06369230c Add debug variable to control media vfe state dss settings. 
Change-Id: I7668bd50c81cc9971315e6a635d64a838465b986
Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2020-10-21 13:49:39 +02:00
Filip Hazubski ca5f34133b Move aub and tbx code to shared 
Related-To: NEO-3964

Change-Id: Ice978e582721498d7496f989767ce7d6f5f4caf4
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-10-19 16:04:47 +02:00
Kamil Kopryk 8e44038f9a Revert "Add blitter support for read/write image OpenCL" 
This reverts commit cc6d6968dd.

Change-Id: I2696f05c5d1e3959f60239ca49483b00ad1b36ec
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
 2020-10-16 15:59:58 +02:00
Filip Hazubski d27374b468 Move aub related files to aub directory 
Additionally remove dependencies on opencl code from aub and tbx code.

Related-To: NEO-3964

Change-Id: Ie81b7d274e2f22b6090df0e07c45123618af5cae
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-10-16 12:05:58 +02:00
Kamil Kopryk cc6d6968dd Add blitter support for read/write image OpenCL 
Change-Id: I5d8bf0590899751f1f562fd55e44b0ed36ca6110
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
Related-To: NEO-4692
 2020-10-16 11:59:03 +02:00
Filip Hazubski 60bfcbd69f Move populateFactoryTable() to shared 
Related-To: NEO-3964

Change-Id: I9da0395265dc164deda219d5390dd9540e04f9aa
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-10-16 11:07:38 +02:00
Artur Harasimiuk 51c25adc85 fix single-sku builds 
Change-Id: Ib1aef5f27148203b808ffb698878c89a410193c4
Signed-off-by: Artur Harasimiuk <artur.harasimiuk@intel.com>
 2020-10-15 19:45:56 +02:00
Pawel Wilma 0c3d430f50 W/A for disabling RCC RHWO for compressed media surfaces on gen12lp 
Whenever media compressed surface is used, the RCC Read-Hit-Write optimization
disable bit (14) has to be set in Common Slice Chicken1 register (7010h).

Related-To: NEO-4982

Change-Id: I71b91b52692252459da05b737838eb4854575974
Signed-off-by: Pawel Wilma <pawel.wilma@intel.com>
 2020-10-13 11:52:15 +02:00
Zbigniew Zdanowicz ca023fa532 Fix L3 and Math programming 
Change-Id: I4ffd729beeed95b0806dd284665c72fb424b0ffc
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-10-13 11:41:38 +02:00
Maciej Dziuban 38ca6e9862 Disable L1 for Gen12lp 
Change-Id: I3b0ec2a6ea9a3bb72507ff66d314bfb1ad7a6a81
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2020-10-12 11:18:55 +02:00
Zbigniew Zdanowicz bf32740f97 Move BTI programming to shared code 
Change-Id: Ie9d67c1d883f24cfec13ea1618d834d746c0d5be
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-10-09 13:56:44 +02:00
Zbigniew Zdanowicz 28ef5fa709 Move pipecontrol w/a estimation to dedicated class 
Change-Id: I8ceaa2dff94dd7148daf921568fd30f098e5dae4
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-10-06 15:02:37 +02:00
Maciej Dziuban 138f04bdcd Enable L1 cache for Tigerlake 
Change-Id: I33513ed084f9d06ceca11315cac03f1b682db535
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
Related-To: NEO-4832
 2020-10-06 13:26:54 +02:00
Raiyan Latif 921e30802a Add L3_CONTROL cmd format for Gen12LP 
Change-Id: Ibae6c3f10a54accb333aa1b21163024aac8cf93c
Signed-off-by: Raiyan Latif <raiyan.latif@intel.com>
 2020-10-01 18:17:29 +02:00
Zbigniew Zdanowicz 5af3a46662 Add debug flag to disable cache flush 
Related-To: NEO-5144

Change-Id: I29590d840a641dfcf3fc4d099ca84f196c8fdc1f
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-09-30 16:38:35 +02:00
Bartosz Dunajski 5b31b31734 Remove low priority and internal engine index variables 
Change-Id: I984dbcedd5456cfdee284f4d2eda1371ba77f0d0
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-09-21 16:44:14 +02:00
Pawel Wilma 0e50c3f7bb WA for integer divide emulation on DG1 
Resolves: NEO-5003

Change-Id: I2f0d6730cab53335f34ebd8e335a9517030d6441
Signed-off-by: Pawel Wilma <pawel.wilma@intel.com>
 2020-09-04 10:44:51 +02:00
Kamil Diedrich 57269b97a3 Use global timestamps instead of local 
Change-Id: Ie39b242915a55aef60fcf7164199647299c91a21
 2020-09-03 16:39:36 +02:00
Koska 354720743b Enabling MTP on Gen12LP 
Change-Id: I0ca08ea8dba3f34b5404ea598a16541d0128b37a
Signed-off-by: Koska <andrzej.koska@intel.com>
Related-To: NEO-4785
 2020-09-03 13:47:34 +02:00
Piotr Zdunowski a568739061 Only use blitter on dg1 for allocations with no cpu pointer. 
Change-Id: Id52df50f5630461ffc83097d7e74d402599bed56
Signed-off-by: Piotr Zdunowski <piotr.zdunowski@intel.com>
 2020-09-02 17:43:52 +02:00
Piotr Zdunowski 48e7ca6102 Opensource RKL. 
Resolves: NEO-5017

Change-Id: I29364aa331f802bd298bd08df440aa1e33dd3c4e
Signed-off-by: Piotr Zdunowski <piotr.zdunowski@intel.com>
 2020-09-02 17:06:51 +02:00
Artur Harasimiuk 0dbcac46bd includes refactor 
Change-Id: I4dd85112b20b26fe1ecc95b8098cb160548db1d4
Signed-off-by: Artur Harasimiuk <artur.harasimiuk@intel.com>
 2020-08-28 14:53:14 +02:00
Jaime Arteaga 9d8ab90dc6 Use reg key to disable copy groups 
Change-Id: Ia7de2166789bee7395caaefeeaf138b2eb24cecc
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2020-08-25 07:52:25 +02:00
Mateusz Jablonski 1c38a221e8 Add missing include 
Change-Id: I357c448c5ea1ac19979e76a9840aa777df883f78
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2020-08-24 12:19:47 +02:00
Piotr Zdunowski b3ab20e3e3 Use blitter for global buffer patching on DG1. 
Resolves: NEO-4919

Change-Id: Ib2eb180b5b984fd284ff5d9297d0578b361afb92
Signed-off-by: Piotr Zdunowski <piotr.zdunowski@intel.com>
 2020-08-21 16:11:13 +02:00
Pawel Cieslak fb821f21f5 Cmake format script 
Related-To: NEO-1157

Change-Id: Ie1b907e838cfb9ad0d75cc8971d415f7c77103c9
Signed-off-by: Pawel Cieslak <pawel.cieslak@intel.com>
 2020-08-19 16:36:30 +02:00
Sebastian Luzynski 4bffae8254 Delete redundant code. 
Change-Id: I0f7b41a62d28fe03e22f18f27c8de928d630da6a
Signed-off-by: Sebastian Luzynski <sebastian.jozef.luzynski@intel.com>
 2020-08-11 12:42:45 +02:00
Artur Harasimiuk fa6b181120 do not use absolute path when including hw_cmds.h 
Change-Id: I59a825f25d6572f7dfb0c80211a6e3652e2827c5
Signed-off-by: Artur Harasimiuk <artur.harasimiuk@intel.com>
 2020-08-04 13:27:29 +02:00
Mateusz Hoppe 0ed1db0b46 Insert PC before SBA in cmdlist 
Related-To: NEO-4916

Change-Id: I7024ff173ad97d4c42a5fa6d7ea0d0ee665a87d9
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-07-31 13:09:57 +02:00
Jaime Arteaga 4ca4100a9a Add support for queue groups (1/N) 
Change-Id: If4763dcb749acc8a6fd68714119808286306410f
Signed-off: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2020-07-30 16:26:53 -07:00
Filip Hazubski 7b8009ccbe Add helper functions to convert stepping 
Change-Id: I39997f6f60398ab35612d8425cce579e14d081d3
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-07-29 16:43:15 +02:00
Pawel Wilma b457c50a56 Cleanup of Gen12LPHelpers::isForceDefaultRCSEngineWARequired() 
This function is no longer needed because we switched default engine
to RCS for all gen12lp products.

Related-To: NEO-4756

Change-Id: I8ca882189fda5ca50dd73cd48cd957c0dd53cb21
Signed-off-by: Pawel Wilma <pawel.wilma@intel.com>
 2020-07-22 13:42:06 +02:00
Filip Hazubski 2912cebbd4 Update Context::blitMemoryToAllocation function 
Change-Id: I5f81cb023b75e82bd3aff8e393f6b9463c767112
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-07-13 15:23:51 +02:00
Krzysztof Gibala a31db56769 Move isWorkaroundRequired to hw_helper files 
Related-To: NEO-4751
Change-Id: Id2c87ee087e767c22adba1242010bb659be6684c
Signed-off-by: Krzysztof Gibala <krzysztof.gibala@intel.com>
 2020-07-06 09:33:07 +02:00
Krzysztof Gibala 28aa29bcbd Add definition of workaroundRequired function for DG1 
Change-Id: If934bfddd678fb482cb2ff08635fe1ae214dee0a
Signed-off-by: Krzysztof Gibala <krzysztof.gibala@intel.com>
 2020-06-30 15:19:01 +02:00
Krzysztof Gibala ef4cc0e685 Add helper for stepping isWorkaroundRequired 
Related-To: NEO-4751
Change-Id: I430a354314e0f3d7a042505c377f3b7d9e9d588b
Signed-off-by: Krzysztof Gibala <krzysztof.gibala@intel.com>
 2020-06-26 09:40:56 +02:00
Milczarek, Slawomir 3029db07c3 Add DG1 support to OpenCL and Level Zero (1/n) 
Related-To: NEO-4744

Change-Id: I7e574d7cf003ed01467c72e797187c0717bb76f2
Signed-off-by: Milczarek, Slawomir <slawomir.milczarek@intel.com>
 2020-06-19 11:59:28 +02:00
Maciej Plewka cf9d338178 Use FAST_COLOR command instead of COLOR for tgllp 
Change-Id: I9c94ecd9afb6030e96a75ecd0c882711d1c775de
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2020-06-19 08:48:30 +02:00
Maciej Plewka a3bb60e17c Fix dont use srcTile type to calculate dst pitch value 
Change-Id: I0d31cd5979f092bcf826898c7034b7b50a3c3c03
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2020-06-19 08:34:48 +02:00
Filip Hazubski fe13f0b522 Move IFP support flag to RuntimeCapabilityTable 
Remove HwHelper::isIndependentForwardProgressSupported function.

Related-To: NEO-4368

Change-Id: I97061620ee6e96c4666bb8af5f009129ff0d9175
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-06-18 16:51:58 +02:00
Maciej Dziuban 5293b26dc6 Add isEvenContextCountRequired function 
Change-Id: I6b0b16aca93fac587b9552493f24f329636cf8e0
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2020-06-17 15:38:15 +02:00
Kamil Kopryk 74c4536a8c Refactor blitter functions for images, make blitProperties const 
Change-Id: I5a9aa96771a6b29113bb81d39ec32adc6e3c778c
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
Related-To: NEO-4692
 2020-06-16 10:30:52 +02:00
Mateusz Hoppe b23a53b109 Move hw_helper files to shared directory 
Related-To: NEO-4714

Change-Id: I974eaaf7fa0d3742d36118fdd7aacdda7c448c0b
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-06-03 16:28:17 +02:00
Katarzyna Cencelewska 389e751cc1 Add new function setFilterMode 
Change-Id: Ieebb851e739fe4568658c48ae4f416fc5902385b
Signed-off-by: Katarzyna Cencelewska <katarzyna.cencelewska@intel.com>
 2020-05-27 19:18:06 +02:00
Pawel Wilma 7183d30096 On TGLLP DepthCacheFlush in PC has to be set together with DepthStall 
Change-Id: I8d19f1d2de513ad559c565bf1fc4308912b9ee64
Signed-off-by: Pawel Wilma <pawel.wilma@intel.com>
 2020-05-27 18:58:36 +02:00