Media
/
compute-runtime
mirror of https://github.com/intel/compute-runtime.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
11,450 Commits 35 Branches 603 Tags 163 MiB
Commit Graph

303 Commits

Author SHA1 Message Date
Mateusz Jablonski b697d75695 Correct dimension order in local ids generated for implicit args 
when local ids are generated by HW, use same dim order for runtime generation
move common logic to separated file

Related-To: NEO-5081
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-02-04 12:46:59 +01:00
Katarzyna Cencelewska dd63f1d2f9 Add new function append3dStateBtd 
Signed-off-by: Katarzyna Cencelewska <katarzyna.cencelewska@intel.com>
 2022-02-03 14:42:10 +01:00
Michal Mrozek 8f85d4b8f8 Add debug variable to override message simd. 
Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2022-02-03 11:07:42 +01:00
Maciej Plewka 9d8ce7aace Command container appends BB_END on cmd buffer allocation end 
When linear stream created for command container has not enough space
for command and BB_END it will program BB_END and allocate new command
buffer allocation. Pointer returned from getSpace in this case will
return storage from new command buffer allocation.

Related-To: NEO-5707

Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2022-01-31 16:15:37 +01:00
Maciej Plewka f8c104feaa Use fw declaration of IndirectHeap in CommandContainer 
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2022-01-26 13:30:26 +01:00
Mateusz Jablonski 5e238dc7f1 Unify surface state programming logic related to implicit scaling 
OCL image surface state programming for Xe Hp core is now reusing logic
of EncodeSurfaceState helper

Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-25 09:02:28 +01:00
Mateusz Jablonski fbc0666d1b Move setGrfInfo from HardwareCommandsHelper to EncodeDispatchKernel 
unify grf info programming across APIs

Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-20 15:42:06 +01:00
Mateusz Jablonski 5cd76aef6a Refactor surface state programming, add enum value for default halign value 
Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-19 14:31:28 +01:00
Mateusz Jablonski 8ebef3769c Update RENDER_SURFACE_STATE for Xe Hpg 
Program Multi Gpu params in surface state only on Xe Hp Sdv
Respect zero-size image scenario when programming surface state
Move XeHp-only tests to dedicated subdir

Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-18 21:06:14 +01:00
Mateusz Jablonski c40153ec86 Clarify logic of walk order values for Xe Hp and later 
Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-18 13:36:15 +01:00
Zbigniew Zdanowicz 4238679078 Refactor implicit scaling device support 
Related-To: NEO-6589

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-01-18 13:08:43 +01:00
Zbigniew Zdanowicz c36c083812 Refactor implicit scaling parameters for surface state 
Related-To: NEO-6589

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-01-17 09:30:58 +01:00
Mateusz Jablonski ff79c84115 Correct INTERFACE_DESCRIPTOR_DATA definitions for XeHp and later 
Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2022-01-14 19:06:55 +01:00
Zbigniew Zdanowicz b78bb26cbf Refactor partitioning of state base address 
Related-To: NEO-6589

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-01-14 19:06:24 +01:00
Zbigniew Zdanowicz 9c4f05387b Refactor partitioning of dispatched kernels 
Related-To: NEO-6589

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-01-13 22:54:07 +01:00
Zbigniew Zdanowicz 9785ab7828 Refactor encode dispatch kernel class interface 
Related-To: NEO-6589

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2022-01-13 12:08:38 +01:00
Filip Hazubski 5be4d89b73 Rename function 
Rename MemorySynchronizationCommands::isDcFlushAllowed
to MemorySynchronizationCommands::getDcFlushEnable

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2021-12-30 17:03:22 +01:00
Lukasz Jobczyk 205e2e1957 Wait for fence before store cmd buffer in reusable pool 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2021-12-23 15:36:54 +01:00
Filip Hazubski f4c151cce5 Refactor PipeControlArgs struct 
Remove struct PipeControlArgsBase

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2021-12-22 17:13:16 +01:00
Filip Hazubski 9a450d1b74 Pass hwInfo to appendMiFlushDw 
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2021-12-22 15:22:47 +01:00
Filip Hazubski 0fd685541d Add isDcFlushAllowed function to HwInfoConfig 
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2021-12-21 18:29:43 +01:00
Filip Hazubski 6d439f88bb Explicitly set dcFlushEnable value 
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2021-12-21 12:21:11 +01:00
Mateusz Jablonski 66bf806018 Remove magic number from set/getBatchBufferStartAddressGraphicsaddress methods 
rename methods to set/getBatchBufferStartAddress

Related-To: NEO-6466
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-12-16 19:03:01 +01:00
Zbigniew Zdanowicz 0a139caf77 Use timestamp post sync always for multi tile partitioned walkers 
Related-To: NEO-6262

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-12-16 16:03:16 +01:00
Lukasz Jobczyk 616580637b Reuse command buffers in L0 command list 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2021-12-13 14:52:45 +01:00
Filip Hazubski 1107fdfe55 Rename function and remove unused parameter 
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2021-12-08 22:47:40 +01:00
Rafal Maziejuk d5f3ac37bf Add KernelExecutionType argument to encodeAdditionalWalkerFields method 
Signed-off-by: Rafal Maziejuk <rafal.maziejuk@intel.com>
 2021-12-08 12:00:42 +01:00
Bartosz Dunajski f20236c7f2 Initial PVC support 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>

Related-To: NEO-5542
 2021-12-07 10:22:41 +01:00
Zbigniew Zdanowicz 47dbe359bf Add command encoder for store data command 
Related-To: NEO-6262

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-12-02 20:56:07 +01:00
Zbigniew Zdanowicz 3e1023fa1a Unify memory layout for all multi tile post sync operations 
Related-To: NEO-6262

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-12-02 18:00:40 +01:00
Mateusz Hoppe 8b233f7f45 Support for bindless mode in L0 - improvements 
Related-To: NEO-6448

- add new IGC compilation flag when bindless mode used
- fix SBA programming of BindlessSurfaceStateSize -
always set maximum surface state count
- fix residency of global DSH heap on gen9 - gen12lp
in bindless mode
- add L0 aub test with bindless kernel - disabled
- partial fixes in OCL aub tests


Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2021-12-02 16:30:58 +01:00
Bartosz Dunajski 55959d4d1d Helper method to check if allocation is compressed 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2021-12-02 16:13:53 +01:00
Zbigniew Zdanowicz cb8a17f393 Initialize partition registers only once 
Related-To: NEO-6262

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-29 14:43:53 +01:00
Zbigniew Zdanowicz 1da896bee0 Add debug key to override implicit scaling API support 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-25 15:50:25 +01:00
Bartosz Dunajski 91dfa5c2ac Initial DG2 support 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2021-11-19 10:01:29 +01:00
Zbigniew Zdanowicz 7ea0a11c0a Unify programming of partition registers 
Related-To: NEO-6262


Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-18 16:52:51 +01:00
Zbigniew Zdanowicz 76b8f6296f Move noop programming to dedicated encoder 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-18 10:28:56 +01:00
Zbigniew Zdanowicz 3b556a5e44 Add post sync capability to implicit scaling barrier 
Related-To: NEO-6262

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-17 12:08:52 +01:00
Zbigniew Zdanowicz 23a7ab7593 Refactor implicit scaling barriers to add more cache flush options 
Related-To: NEO-6262

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-04 17:56:12 +01:00
Zbigniew Zdanowicz b2124f43b8 Add implicit scaling barrier implementation 
Related-To: NEO-6262

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-03 12:23:42 +01:00
Zbigniew Zdanowicz 4fbb199790 Add platform parameter to configure pipe control dispatch 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-11-02 12:14:10 +01:00
Zbigniew Zdanowicz ad8e640545 Reorganize implicit scaling files 
Related-To: NEO-6262


Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-10-29 16:15:00 +02:00
Krystian Chmielewski f20cdac7d3 Zebin: add support for has_dpas 
Signed-off-by: Krystian Chmielewski <krystian.chmielewski@intel.com>
 2021-10-28 09:59:21 +02:00
Zbigniew Zdanowicz 9d56939980 Refactor creation of buffer surface state 1/n 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-10-21 13:11:31 +02:00
Michal Mrozek 4768be244b Cache post syncs. 
Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2021-10-13 15:57:13 +02:00
Mateusz Jablonski 5d2d81b2d1 Use uint64_t instead of void * in indirect dispatch programming 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-10-06 18:37:36 +02:00
Mateusz Jablonski 92bf4b978a Implement implicit args for indirect dispatch 
Related-To: NEO-5081
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-10-06 16:10:41 +02:00
Mateusz Jablonski ae340ff6f5 Add L0 aub tests for indirect dispatch 
Related-To: NEO-5081
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-10-05 21:05:40 +02:00
Zbigniew Zdanowicz 0b64ecba3f Pass active partitions from dispatched kernel to context 
Related-To: NEO-6244

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-10-05 14:57:47 +02:00
Mateusz Jablonski b891ec2588 Correct cross thread data GPU address in indirect dispatch programming 
Related-To: NEO-5081
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-10-04 14:59:41 +02:00
Szymon Morek 897420236a Add method to set systolic mode 
Resolves: NEO-6040

Signed-off-by: Szymon Morek szymon.morek@intel.com
 2021-09-30 10:39:56 +02:00
Bartosz Dunajski 4ba4c32766 Remove SBA->IOH programming on XE_HP_SDV 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2021-09-29 12:35:43 +02:00
Zbigniew Zdanowicz 3b35ba504f Adapt command stream receiver to multiple active partitions 
Related-To: NEO-6244

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-09-23 14:32:20 +02:00
Kamil Kopryk d2a776bcc6 Remove L3 flush from postSync 
Related-To: NEO-6111
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
 2021-09-22 17:49:58 +02:00
Maciej Plewka 2bf08aaa67 Set compression format for AUX_MCS_LCE mode 
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2021-09-20 17:08:22 +02:00
Zbigniew Zdanowicz c73f10c2be Extend multi tile debug flags to state compute mode command 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-09-17 09:11:37 +02:00
Zbigniew Zdanowicz eda3531729 Rename functions and variables in Implicit Scaling 
Related-To: NEO-6244

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-09-16 17:58:35 +02:00
Zbigniew Zdanowicz b65d8909e4 Refactor and modularize walker partition code 
Related-To: NEO-6244


Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-09-16 10:46:26 +02:00
Mateusz Jablonski 5a59a6ad2e Add support for implicit args in L0 
Related-To: NEO-5081
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-09-15 11:12:23 +02:00
Sebastian Luzynski e348001399 Adjust PIPELINE_SELECT programming on tgllp 
Signed-off-by: Sebastian Luzynski <sebastian.jozef.luzynski@intel.com>
 2021-09-10 13:37:20 +02:00
Kamil Kopryk a924b6a304 Code cleanup - avoid copy 5/n 
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
 2021-09-08 08:59:55 +02:00
Filip Hazubski 55723d0b18 Remove redundant functions 
Remove EncodeStates::adjustStateComputeMode function.
Unify CommandStreamReceiverHw::programComputeMode functions.

Related-To: NEO-5995

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2021-09-07 16:13:50 +02:00
Zbigniew Zdanowicz 6b299a3ab0 Make partitioned post sync operations for partitioned workloads 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-09-03 20:20:29 +02:00
Bartosz Dunajski 0345d9f707 Improve queries with number of SubDevices 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2021-09-01 14:01:57 +02:00
Milczarek, Slawomir e7085fdafc Remove helper to get compression format for stateless compression in SBA 
Signed-off-by: Milczarek, Slawomir <slawomir.milczarek@intel.com>
 2021-08-27 11:28:53 +02:00
Bartosz Dunajski 856dee2b08 Improve Sampler programming 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2021-08-25 19:47:30 +02:00
Milczarek, Slawomir 54cf561e09 Add helper to get compression format for stateless compression on XE_HP_SDV 
Signed-off-by: Milczarek, Slawomir <slawomir.milczarek@intel.com>
 2021-08-25 16:56:40 +02:00
Filip Hazubski 29c64c3dd0 Disable implicit scaling for cooperative kernels 
When implicit scaling is disabled use useSingleSubdeviceValue = true.

Resolves: NEO-5757

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2021-08-18 14:56:37 +02:00
Szymon Morek aa5e1780a2 Rename plus in filenames to and_later 
Related-To: NEO-5920

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2021-08-17 11:26:27 +02:00
Szymon Morek 945a7cf905 Revert "Add method to set systolic mode" 
This reverts commit 7ad007e.

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2021-08-16 16:41:05 +02:00
Szymon Morek a85ae676e7 Rename plus in cmake macros to and_later 
Related-To: NEO-5920

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2021-08-13 11:40:19 +02:00
Szymon Morek 7ad007ec92 Add method to set systolic mode 
Resolves: NEO-6040

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2021-08-11 09:09:59 +02:00
Lukasz Jobczyk dbf9198186 Flush tlb on BCS direct submission 
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2021-07-30 16:26:47 +02:00
Kacper Nowak 99caeaebf6 Fix allocation properties when allocating next command buffer 
Signed-off-by: Kacper Nowak <kacper.nowak@intel.com>
 2021-07-30 15:19:52 +02:00
Szymon Morek 1a7c9e63fa Add method to set force non coherent 
Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2021-07-23 11:18:04 +02:00
Zbigniew Zdanowicz 37c0501f1c Add atomic move for native cleanup operations 
Related-To: NEO-5848

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-07-15 15:49:22 +02:00
Sebastian Luzynski c389db6f1c Add space calculation for SBA instruction 
Signed-off-by: Sebastian Luzynski <sebastian.jozef.luzynski@intel.com>
 2021-07-13 12:19:30 +02:00
Vinod Tipparaju fc4a1d608d Refactor immediate command list with kernel operations to use flushTask(). 
This is applicable for submissions with sync & async command queue modes.

Related-To: LOCI-1988

Signed-off-by: Vinod Tipparaju <vinod.tipparaju@intel.com>
 2021-07-07 15:31:38 +02:00
Sebastian Luzynski d7a2a62ded Add additional StateBaseAddress cmd wa 
Resolves: NEO-5982
Signed-off-by: Sebastian Luzynski <sebastian.jozef.luzynski@intel.com>
 2021-07-06 11:53:47 +02:00
Dominik Dabek 62f89b174a Add work_dim patching to l0 kernel 
Related-To: NEO-5931

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2021-07-05 20:09:20 +02:00
Jim Snow 2acc0fb3f6 Add memory backed buffer allocation for L0 ray tracing. 
This allocates the buffer on a per-device basis and enables ray
tracing on devices that support it when given a kernel with ray
tracing calls.

Signed-off-by: Jim Snow <jim.m.snow@intel.com>
 2021-07-02 11:56:18 +02:00
Zbigniew Zdanowicz 7ee9d279c8 Set correct allocation after reseting command container 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-07-01 16:46:35 +02:00
Zbigniew Zdanowicz 95966711fe Reorganize sync commands in static partitioning 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-07-01 11:50:06 +02:00
Bartosz Dunajski 1a042af9c6 GmmClientContext cleanup 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2021-06-29 12:01:07 +02:00
Bartosz Dunajski 96d14967ac Partial support for XE_HP_SDV 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2021-06-24 18:35:54 +02:00
Mateusz Jablonski 72d124e275 add function to append params for image from buffer 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-06-24 13:33:43 +02:00
Filip Hazubski 99c0f02e12 Update StateComputeModeProperties 
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2021-06-18 12:25:16 +02:00
Zbigniew Zdanowicz 0e5ca243e2 Add notify enable parameter to post sync commands 
Related-To: NEO-5845

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-06-17 19:22:51 +02:00
Jaime Arteaga a481c28e55 Program GPU atomics on stateless kernels for L0 
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2021-06-17 18:57:35 +02:00
Szymon Morek 3ed0f074af Add method to set compression flag 
Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2021-06-10 12:27:24 +02:00
Zbigniew Zdanowicz 4fa5041f27 Add inline directive to smallest functions 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-06-10 09:27:07 +02:00
Maciej Plewka 689ceacfe6 Fix set allocation adress in SS when offset is patched 
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2021-06-08 13:05:38 +02:00
Filip Hazubski 573d01f085 Update StreamProperties 
Update ThreadArbitrationPolicy enum.
Remove adjustThreadArbitionPolicy from CommandStreamReceiverHw.

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2021-06-08 10:05:05 +02:00
Zbigniew Zdanowicz 8f91fcdd73 Add new atomic operation 
Related-To: NEO-5244

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-06-04 09:00:11 +02:00
Filip Hazubski 7eb81e9d85 Unify StreamProperties structs 
Introduce functions allowing to copy values from one struct to another,
while correctly setting values of isDirty field.

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2021-05-27 15:37:14 +02:00
Mateusz Jablonski 1281e858df Disable compression flags when image is not compressed 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-05-27 12:05:52 +02:00
Mateusz Hoppe 0f32231fc8 Use correct INTERNAL heap base address for ISA in system memory 
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2021-05-25 10:22:28 +02:00
Filip Hazubski d693d24f27 Add StateComputeModeProperties to StreamProperties 
Related-To: NEO-4940, NEO-4574


Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2021-05-21 16:39:39 +02:00
Maciej Plewka 159404f38e Revert "Program border color once per dsh" 
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2021-05-18 12:26:58 +02:00
Maciej Plewka 171a614f18 Fix reset border color offset when replacing heap buffer 
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2021-05-05 13:38:02 +02:00
Maciej Plewka b943ad078f Program border color once per dsh 
Related-To: NEO-4928

Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2021-04-30 13:31:58 +02:00
Daria Hinz 53104e0830 Add a parameter to the encode function 
Signed-off-by: Daria Hinz <daria.hinz@intel.com>
 2021-04-22 12:07:16 +02:00
Milczarek, Slawomir e5eba8be53 Add setters and getters for coherency type in render surface state 
Signed-off-by: Milczarek, Slawomir <slawomir.milczarek@intel.com>
 2021-04-13 16:12:46 +02:00
Igor Venevtsev bd32518d31 Add extra parameters to EncodeComputeMode::adjustComputeMode() method 
Signed-off-by: Igor Venevtsev <igor.venevtsev@intel.com>
 2021-03-31 16:51:55 +02:00
Mateusz Jablonski 8215395401 Simplify Context method 
return if context has multiple sub devices related to a given root device

Related-To: NEO-3691
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2021-03-30 10:22:15 +02:00
Zbigniew Zdanowicz e36941b171 Change argument type in EncodeMemoryPrefetch class 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-03-25 18:27:07 +01:00
Bartosz Dunajski f9197d4e0d Improve memoryPrefetch method 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2021-03-24 15:12:05 +01:00
Jim Snow c97fe4c660 Minor cleanup: rename parameter argument 
Signed-off-by: Jim Snow <jim.m.snow@intel.com>
 2021-03-23 00:54:19 +01:00
Daria Hinz 9ac7f1d370 Adding a parameter to a encode function 
Signed-off-by: Daria Hinz <daria.hinz@intel.com>
 2021-03-19 17:54:46 +01:00
Zbigniew Zdanowicz d6dde3df33 Add internal argument to encode method 
Related-To: NEO-5244

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-03-19 09:37:05 +01:00
Maciej Dziuban 66cff28002 Do not use threadDims for indirect dispatches 
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2021-03-10 08:04:34 +01:00
Maciej Dziuban 1350aa52fb Pass DispatchInfo to estimation functions 
Related-To: NEO-5546

Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2021-03-05 12:47:55 +01:00
Daria Hinz 13fe8ed7f1 Revert "Correct POST_SYNC for L0 Events" 
This reverts commit 04d1a3255357a7778a530f054700e211d94f3b6d.

Signed-off-by: Daria Hinz <daria.hinz@intel.com>
 2021-02-24 10:16:22 +01:00
Daria Hinz 64d772d366 Fix for adding MI_SEMAPHORE_WAIT & reset L0 Event 
Signed-off-by: Daria Hinz <daria.hinz@intel.com>
 2021-02-18 18:33:21 +01:00
Zbigniew Zdanowicz c35f560971 Refactor internal interface 
Related-To: NEO-5244

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2021-02-15 13:24:00 +01:00
Igor Venevtsev 3df6110a17 Add extra parameters to setArgStateful() 
Signed-off-by: Igor Venevtsev <igor.venevtsev@intel.com>
 2021-02-05 12:24:27 +01:00
Bartosz Dunajski 580fdd757c Improve buffer surface state programming 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2021-02-02 14:42:18 +01:00
Bartosz Dunajski c2e333fe38 Update compression encoding interface + test traits 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2021-01-29 13:57:15 +01:00
Bartosz Dunajski b57c1b9650 Improve Image surface state encoding for compression 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2021-01-28 16:39:42 +01:00
Igor Venevtsev bb72beac6b Add extra parameters to programStateBaseAddress() 
Signed-off-by: Igor Venevtsev <igor.venevtsev@intel.com>
 2021-01-28 16:03:17 +01:00
Jaime Arteaga 444b9594af Expand adjustPipelineSelect parameters 
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2021-01-07 18:01:07 +01:00
Maciej Plewka 3ca77a6cbe Program sba for global bindless heaps 
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2021-01-04 14:23:47 +01:00
Young Jin Yoon e09ac446c4 Mask bit 0 of timestamp for event profiling 
Related-to: LOCI-1161
Signed-off-by: Young Jin Yoon <young.jin.yoon@intel.com>
 2020-12-31 23:51:12 +01:00
Maciej Plewka bb825acfff Mark heap as dirty when base address has changed 
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2020-12-29 17:19:51 +01:00
Slawomir Milczarek 6986d5de0b Add helper functions for memory compression to CSR 
Signed-off-by: Slawomir Milczarek <slawomir.milczarek@intel.com>
 2020-12-21 17:43:03 +01:00
Krystian Chmielewski 4948c39d39 Remove executionEnvironment from KernelInfo 
Related-To: NEO-3739
 2020-12-16 14:56:57 +01:00
Jim Snow 37cd49330c Implement ZE_CACHE_CONFIG_FLAG_LARGE_DATA for zeKernelSetCacheConfig 
Signed-off-by: Jim Snow <jim.m.snow@intel.com>
 2020-12-16 07:00:13 +01:00
Filip Hazubski edbda8e8b2 Pass HwInfo to computeSlmValues function 
Resolves: NEO-5215, NEO-5216

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-12-07 20:23:28 +01:00
Young Jin Yoon da779d067f Support the AND operation in EncodeMathMMIO 
Related-to: LOCI-1161
Signed-off-by: Young Jin Yoon <young.jin.yoon@intel.com>
 2020-12-03 01:56:22 +01:00
Maciej Plewka 7a5c9d39b5 Encode dispatch kernel with global bindless heaps 
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2020-12-02 17:30:15 +01:00
Jaime Arteaga be90b9ff93 Add support for ZE_DEVICE_MEM_ALLOC_FLAG_BIAS_UNCACHED 
Add support for device and shared allocations that use the
ZE_DEVICE_MEM_ALLOC_FLAG_BIAS_UNCACHED flag, whether the
kernel using the memory is stateless or statefull.

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2020-12-02 10:43:45 +01:00
Bartosz Dunajski 93ba4e646b Improve EncodeDispatchKernel 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-11-27 16:39:34 +01:00
Bartosz Dunajski 8a703c082e Add encodeExtraCacheSettings method 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-11-25 12:27:20 +01:00
Bartosz Dunajski ae3ad3e8bc Add method to adjust TimestampPacket 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-11-24 17:35:22 +01:00
Vinod Tipparaju 240563099c Clean up code for nullptr device check during cmdlist create 
Signed-off-by: Vinod Tipparaju <vinod.tipparaju@intel.com>
 2020-11-19 04:24:34 +01:00
Kamil Kopryk b59aa2f928 Rename command_encoder_base.inl file 
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
Related-To: NEO-4750
 2020-11-17 13:22:00 +01:00
Bartosz Dunajski 39e6548ef6 Add mi_arb_check between blit commands 
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-11-17 13:07:50 +01:00
Vinod Tipparaju 8e6be83fcc Add cmdContainer ULTs - idOffset & numIdd reset, Gfx alloc failure 
ULT required to cover IDOffset and numIdd values during reset.
ULT required to cover OUT_OF_MEM retrun during init.
Fix to check for valid gfx allocation inside heap helper & destructor

Change-Id: Ied9049b33dc0605d5f5f51c96114d5e96b26a4f7
Signed-off-by: Vinod Tipparaju <vinod.tipparaju@intel.com>
 2020-11-03 13:22:44 +01:00
Mateusz Hoppe 65690ccb21 Fix indirect dispatch programming 
Related-To: NEO-5195

Change-Id: I82975abaa6323d27d3718ce1619748f7d83b55b4
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-10-28 01:06:08 +01:00
Pawel Wilma 7f8b0c5b3f Global l3 invaldate for blitter engine 
Related-To: NEO-5175

Change-Id: I88b3c9333398c91a7dd799f5e52cfd9182316960
Signed-off-by: Pawel Wilma <pawel.wilma@intel.com>
 2020-10-19 16:40:03 +02:00
Zbigniew Zdanowicz ca023fa532 Fix L3 and Math programming 
Change-Id: I4ffd729beeed95b0806dd284665c72fb424b0ffc
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-10-13 11:41:38 +02:00
Spruit, Neil R 976dad2e17 Updated BaseSurfaceStateAddressAlignment to PageSize to handle Block R/W in L0 
- Block R/W in kernels requires a minimum of 16B alignment/OWORD
alignment to properly work without data corruption.
- Level Zero currently writes Base Surface State addresses alignment to
4B vs OpenCL writes Base Surface State addresses aligned to PageSize for
4KB.
- Added a function in encode buffer to verify that at a minimum the size
being encoded has the minumum alignment of 4B which is supported, but
will not support Block R/W

Change-Id: I6486c2cbbb0008834c779bf54918388d79c193bb
Signed-off-by: Spruit, Neil R <neil.r.spruit@intel.com>
 2020-10-12 19:14:25 +02:00
Kamil Diedrich 9e463ab45f Track all ssh in cmdList 
Change-Id: Ibffb7b7b406e5e17d4ffb971fd0789557c879367
 2020-10-12 12:12:12 +02:00
Zbigniew Zdanowicz bf32740f97 Move BTI programming to shared code 
Change-Id: Ie9d67c1d883f24cfec13ea1618d834d746c0d5be
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-10-09 13:56:44 +02:00
Kamil Diedrich 960860e4cb Fix reservation size 
Change-Id: I1cc3d4405b00365908c5915c9d2a1c512d572530
 2020-10-08 10:57:08 +02:00
Kamil Diedrich 67e2853857 Add missing mockable_virtual in code 
Change-Id: Ia8d041b68163a99cf4e9e399e825d39798425544
 2020-10-07 14:25:04 +02:00
Mateusz Hoppe 5fd113dcb3 CommandContainer.reset() clears lastSentNumGrfRequired 
RelatedTo: NEO-5137

Change-Id: Icaad8224ee24f8c927b75e2efb17585a8b79918a
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-10-07 12:24:04 +02:00
Kamil Diedrich ce7e293a99 Extend scratch implementation 
Change-Id: I1bbc0c9be287b1411276b1e61a7ec1c8db238f3f
 2020-10-07 11:39:04 +02:00
Zbigniew Zdanowicz 47f5867e8f Move common code to shared directory 
Change-Id: I5f604de01e06d35cc1e045fffdd4a26d88ffca8c
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-10-07 10:55:39 +02:00
Zbigniew Zdanowicz ce1b669cda Use single class to program load register command 
Change-Id: I90fe084409588cb32f0ac43a3db5082047d7a68b
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-10-06 13:45:35 +02:00