Media
/
compute-runtime
mirror of https://github.com/intel/compute-runtime.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
1,971 Commits 36 Branches 606 Tags 167 MiB
Commit Graph

1971 Commits

Author SHA1 Message Date
Maciej Dziuban 802eb37394 Revert "Pass HardwareInfo to AubHelper::checkPTEAddress()" 
Delete AubHelper::checkPTEAddress()

This reverts commit aa587b3bc5.

Change-Id: I32b90ce7dddfd2347586b2c47b9114b45cced8ab
 2019-02-19 11:51:35 +01:00
Dunajski, Bartosz 64fbfb21bf Improve iterating over existing CommandStreamReceivers 
Change-Id: I12a10852d43c625ec5521ae91918fcb12e1a6aec
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2019-02-19 11:48:56 +01:00
Zdunowski, Piotr d99e833786 Program L3 error detection behavior. 
Change-Id: Ifeccb707376f5b267de58ffd6ad009cf000c5047
 2019-02-19 11:23:07 +01:00
Artur Harasimiuk 4ac2c079dc removing unused file 
Change-Id: I251747f6ad3de3ec20925c2315c277ca97b9115c
Signed-off-by: Artur Harasimiuk <artur.harasimiuk@intel.com>
 2019-02-19 10:53:59 +01:00
Jablonski, Mateusz ed6381a66a Use HEAP_STANDARD64Kb when cpu access is required 
Change-Id: I3a451b618f1b72836cd640ed510e874cf2d60624
Signed-off-by: Jablonski, Mateusz <mateusz.jablonski@intel.com>
 2019-02-19 10:36:15 +01:00
Maciej Dziuban aa587b3bc5 Pass HardwareInfo to AubHelper::checkPTEAddress() 
Change-Id: Ie5370b52eb79a8d118bd8033a335dc1319e93be1
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2019-02-19 08:37:58 +01:00
Cetnerowski, Adam 975a5f4119 ULT renaming: SVM migrate mem tests 
Change-Id: I14faeeb4f455a180168f7038553ab374f849a2d4
 2019-02-18 16:07:05 +01:00
Jablonski, Mateusz 05d02a6fe7 Change DevicesBitfield type to struct 
Change-Id: I7a005b07737cdd21efc174a2ee2be0f6b7f9068d
Signed-off-by: Jablonski, Mateusz <mateusz.jablonski@intel.com>
 2019-02-18 13:57:50 +01:00
dongwonk 7ff379f8f3 ocloc returns error message for missing library 
add error log in case libigdfcl is missing

Change-Id: I578ac5f24b9fd67e57bb23fcd6771cc822b225b9
Signed-off-by: dongwonk <dongwon.kim@intel.com>
 2019-02-18 12:16:27 +01:00
Dunajski, Bartosz ba681035f8 Add new CSR to ExecutionEnvironment 
Change-Id: I5d6b58b5c185bf283ae529ebb21a4cbc8e9f198c
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2019-02-18 11:39:09 +01:00
Hoppe, Mateusz 7f98db617c Move expectMemory/writeMemory methods to CSRSimulatedCommon 
- fix aub tests with --tbx option

Change-Id: I227449dd8614a8aada3eaa4f28ff6dcca7530956
 2019-02-18 10:01:32 +01:00
Jobczyk, Lukasz 2bcecf3e62 Align command buffers to 64KB 
Change-Id: Id1fbd7c6f1aee48c4b69ec305d5332cb0aa86507
Signed-off-by: Jobczyk, Lukasz <lukasz.jobczyk@intel.com>
 2019-02-18 09:58:45 +01:00
Dunajski, Bartosz af2dc200c5 Improve creating HwContextController 
Change-Id: If81ec18793a5af7fb58d66bb26a3bc476eaf94e0
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2019-02-18 08:57:35 +01:00
Piotr Fusik 9af011809f Make HeapIndex and GraphicsAllocation::origin not specific to Windows. 
Change-Id: Ie5a26b45c0b5eff0daf047361d8c992bd3c65ba7
 2019-02-18 08:47:49 +01:00
dongwonk fb993d6107 limited range and internal 32bit allocators with correct base and size 
correct add 1 to the current size, gpuRange as gpuRange
only specifies the end address of the pool, not the actual
size, which causes alignment issue of all the offsets of
allocated objects. Also, a page was added in the beginning
of the limited range memory pool to avoid the base address
of it to be 0x0 that is interpreted as invalid address by
heap allocator (This makes the size reduced by pageSize)

Internal 32bit allocator is also initialized in proper way
with corrected base address.

v2: added 'givenMemoryManagerLimimedRangeAllocator' unit
    test
v3: adjust size to be freed when DrmMemoryManager instance
    is destroyed to 4GB
v4: - defined external 32bit allocator for limited Range
    allocation case.
    - softpinning object on the correct GPU address

Change-Id: Idaa0206d4133a1476cceb5a48ff8c8528742c76a
Signed-off-by: dongwonk <dongwon.kim@intel.com>
 2019-02-17 19:19:52 +01:00
Pawel Wilma 8272b3f3de Add missing numGrfRequired in blocked kernel DispatchFlags 
Change-Id: Ic1ddd532d8420c9a797a561cc5cb8ee74831eeaa
 2019-02-16 11:37:48 +01:00
dongwonk c2f5fccfd0 DrmAllocation with correct pair of cpu address and gpu address 
correct mapping of cpu and gpu address in memory allocation
in case of NonSVM. Also, used only aligned address since offset
is already calculated and written to "allocationOffset".
gpuBaseAddress is programmed with 0 instead of base address of
heap because it represents GPU's address space.

v2: add allocationOffset to the aligned address in allocation
    data to point to exact starting address of buffer in two
    NonSVM allocation unit tests

Change-Id: I32ef512de64a13459b7c132672f837c5cb210ada
Signed-off-by: dongwonk <dongwon.kim@intel.com>
 2019-02-15 19:03:26 +01:00
dongwonk 0240f239ad check if the whole object region is in 32Bit address space boundary 
checks the address + size of buffer object to determine
whether the object is located within 32bit address space
boundary.

v2: changed end year to 2019 in ther license term
v3: added unit test for checking of flag when size of
    bo is given.
v4: two different unit tests are created to cover two
    different case separately

Change-Id: Ie2df6025fc116aca679dcfe88d858ff240278c39
Signed-off-by: dongwonk <dongwon.kim@intel.com>
 2019-02-15 16:15:06 +01:00
Cetnerowski, Adam 856e0cc476 ULT renaming: SVM memcopy tests 
Change-Id: Icf1015f73c47fc951b089a374225808a6e7156f1
 2019-02-15 14:19:31 +01:00
Zdanowicz, Zbigniew 51d34da7ec Add multiEngineQueue field to DispatchFlags and modify interfaces 
Change-Id: Iaa4754a22e9b88201aed7df01c7d6e5fd06c84a9
 2019-02-14 17:12:15 +01:00
Maciej Dziuban 12245bc88d Pass hwInfo to AubHelper::getMemBankSize() 
Change-Id: If77775cb5fb10dc82e0c7bef06a71e4292ceb6f9
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2019-02-14 16:52:10 +01:00
Dunajski, Bartosz 958d931cd9 Allow to create HardwareContextController for multiple Devices 
Change-Id: Ib066c937809536196182ca87359c487570cc2e89
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2019-02-14 16:00:00 +01:00
Brandon Fliflet 46225890a9 Re-enable AubStream if AUB_STREAM_DIR set. 
Change-Id: I5fee87281a434ae77e0df98aad31b462d0c5b6eb
Signed-off-by: Brandon Fliflet <brandon.fliflet@intel.com>
 2019-02-14 14:11:33 +01:00
Zdanowicz, Zbigniew 8e1e874a76 Refactor headers and reorder include order 
Change-Id: I6b341e2b37e569af7d741bfd7a63804c0b25a4c9
 2019-02-14 13:39:01 +01:00
Cetnerowski, Adam 5160e4d777 Documentation: add link to OpenCL on Linux guide 
Change-Id: I2cc79b9c445dbbd0b2758cebf76d40b5d2082448
 2019-02-14 13:16:13 +01:00
Kamil Diedrich 76276d4c23 Add unit test for events 
Change-Id: I13d74626a244d234a5bbaff369ed09fb59d6e33f
 2019-02-14 12:42:44 +01:00
Dunajski, Bartosz 5fb5f1a46a Manifest update 
Change-Id: Ib09ef87f01582be4ca66f7fb57816107931b78b1
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2019-02-14 08:33:12 +01:00
Jobczyk, Lukasz e8e3de6f07 Get devices test refactor 
Change-Id: I5f4b418fb147eada2e83a188f3717ad30613f38d
Signed-off-by: Jobczyk, Lukasz <lukasz.jobczyk@intel.com>
 2019-02-14 07:50:02 +01:00
Jablonski, Mateusz e74b31691c Remove redundant parameter of createWddmAllocation method 
Change-Id: I1c1014eacbdee4ab6b83ea7d7b5257f25f2b46dd
Signed-off-by: Jablonski, Mateusz <mateusz.jablonski@intel.com>
 2019-02-14 07:33:45 +01:00
Jobczyk, Lukasz b44c60ddc0 Use GPU addresses when setting up scheduler kernel's SVM args 
Change-Id: Ia2d67d031ffce2413dd8c73d87c9d3d8f3d71ede
Signed-off-by: Jobczyk, Lukasz <lukasz.jobczyk@intel.com>
 2019-02-14 07:21:31 +01:00
Hoppe, Mateusz 0f36265f55 Pass CsrType to initAubCenter 
- create AubManager with correct mode

Change-Id: I89c9c3c7edf553854b8b82788cec3dec53a62d79
 2019-02-13 09:48:05 +01:00
Mrozek, Michal 4ef67479e4 Add const keyword. 
Change-Id: I52a7e2f81c12ef29fd9c57740a21b9e68608181f
 2019-02-12 15:02:24 +01:00
Jablonski, Mateusz db8c2bc57e Unify write memory in simulated csr when aub manager is available 
Change-Id: I28d0496b1b1fb973af4869e5626082142b5818dd
Signed-off-by: Jablonski, Mateusz <mateusz.jablonski@intel.com>
 2019-02-12 14:43:26 +01:00
Milczarek, Slawomir e318156d9d Create AubManager with product family in parameter 
Change-Id: I3d5a2b04278d3dcec75eb2a787ec98d1ca2304ea
 2019-02-12 14:01:23 +01:00
Piotr Fusik f014f27370 Support the EnableLocalMemory debug variable in CSR. 
Change-Id: I902b06ab0b4a3df477d12804ba74b2727d8863f6
 2019-02-12 13:09:23 +01:00
Cetnerowski, Adam 1074065850 ULT renaming: SVM memory fill tests 
Change-Id: Ie69a2f916febdc094fbb1491e8cd54cbe433eea3
 2019-02-12 12:43:55 +01:00
Dunajski, Bartosz b5050db158 Remove AUBDumpConcurrentCS 
Change-Id: Ib5f2b73f918db778609922eb10710700589b21ad
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2019-02-12 12:36:07 +01:00
Mrozek, Michal 0e7fd2ffed Add multiEngine field to command queue with debug variable to override it. 
Change-Id: I3c1e424a7ad545e166e178d1726595e6d9502ca7
 2019-02-12 12:22:24 +01:00
Jablonski, Mateusz fbb84476ef ULT CMake: fix usage of ir_extension 
Change-Id: I1fc52811cbcd8a4877e9c995a5a4c945796b6c79
Signed-off-by: Jablonski, Mateusz <mateusz.jablonski@intel.com>
 2019-02-12 11:53:26 +01:00
Dunajski, Bartosz 22fc95fb20 Set GraphicsAllocation to AubWritable in Aub test 
Change-Id: I857667214896b0b8281aa9f2bd477231ab1c059f
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2019-02-12 11:42:14 +01:00
Maciej Dziuban 802a620bd2 Update manifest 
Change-Id: If25c490a12c7b4b4097980c5e6be61d6f82c3a82
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2019-02-12 11:29:49 +01:00
Kamil Diedrich a7b46ccdbd Add RAII for cl_objects 
- add removeVirtualEvent to cmdQueue fixture
- add const keyword in event functions

Change-Id: I11354eb8fceb15ae2c58bddd327863a15aab6393
 2019-02-12 11:19:35 +01:00
Dunajski, Bartosz 9f6eab0689 Change allocation properties for TIMESTAMP_PACKET_TAG_BUFFER type 
Change-Id: Ied1c0d4d7ecd27104421a5cde6c79c04c4222265
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2019-02-12 10:30:34 +01:00
Filip Hazubski a8d4733802 Replace MemObj::flags with MemoryProperties 
Change-Id: I886cd775d1eca55964b7c4b05f6c977558a73922
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2019-02-12 10:16:09 +01:00
Mrozek, Michal 2cb3181359 Remove OCLRT name space from helpers. 
Change-Id: Ia33aa7ce93a8f3ee8b2b5609de9ac3e32e206ca1
 2019-02-12 09:55:30 +01:00
Piotr Fusik 6882cf09c1 Avoid manual memory management. 
Change-Id: Id29d9ec366e338d519aad5353a15a44ecf5998e4
 2019-02-12 09:14:51 +01:00
Venevtsev, Igor 5e8fb19e5d Remove OCL Events concept from EnqueueOperation and dispatchWalker 
Change-Id: Iec55b0be673a2a40b9621212add224a33d4abc5d
 2019-02-12 08:46:18 +01:00
Jobczyk, Lukasz e191c5876e Adding buffer tests that check an L3 setting 
Change-Id: Ib7759fc7430c931f6f24337d852a8644abbb199e
Signed-off-by: Jobczyk, Lukasz <lukasz.jobczyk@intel.com>
 2019-02-11 16:39:33 +01:00
Kamil Diedrich 89410a6733 Add DCFlush before resolving 
Change-Id: Id5f82edc4631aa16baa55b26b8bde69f4a30572c
 2019-02-11 16:33:34 +01:00
PTS93 e17dcfbb83 Added info for compiled .deb 
https://github.com/intel/compute-runtime/pull/127

Change-Id: Ibacaaaafcb0d30eeb8a4562640134a6a1a5879c0
 2019-02-11 16:21:28 +01:00