Media
/
compute-runtime
mirror of https://github.com/intel/compute-runtime.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
1,681 Commits 35 Branches 603 Tags 163 MiB
Commit Graph

44 Commits

Author SHA1 Message Date
Mateusz Jablonski 8ec072d39c Simplify Memory Manager API [3/4] 
- remove method allocateGraphicsMemory(size_t size)
- pass allocation type in allocation properties
- set allocation type in allocateGraphicsMemoryInPreferredPool

Change-Id: Ia9296d0ab2f711b7d78aff615cb56b3a246b60ec
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2018-12-17 10:42:16 +01:00
Mrozek, Michal a1348f2f94 Remove not needed method. 
Change-Id: Id06991b374b063470a2f69daada23098c1c487d5
 2018-11-23 14:09:30 +01:00
Mateusz Jablonski 352450adaa Pass number of os contexts to Graphics Allocation constructor 
Mark unshareable allocations

Change-Id: Ie745dc639d8c6b01e2275d29ee1fb4c6343df2bc
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2018-11-21 17:38:02 +01:00
Milczarek, Slawomir 08676826c6 Init MI_SEMAPHORE_WAIT with memory polling mode 
Change-Id: Id7e4ca279568bf3366ab958ab3bb9af8454f5045
 2018-11-02 10:31:23 -07:00
Mrozek, Michal 7ece16ee7a Graphics Allocation cleanup. 
- remove one constructor
- start using mock graphics allocation in tests

Change-Id: Idb8f4a35dbc2cae8d6bf667bab5542d8e91d6e0d
 2018-10-31 11:54:24 +01:00
Zdanowicz, Zbigniew f3a732081e Change interface to program cross-thread data 
Change-Id: I96bf4bddf1557f588fd745efca7b19ec2f38a78e
 2018-10-18 23:55:29 +02:00
Dunajski, Bartosz 66427f60c6 Handle TimestampPackets for non-kernel enqueues 
Change-Id: I52ec4f43b10bf6e2a10b2455d32a90a606645d29
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2018-10-10 04:21:30 +02:00
Wilma, Pawel 7d93fedbab Fix for problems with uninitialized SPatchExecutionEnvironment 
Change-Id: I46b1c5badc6505b8443e7c1eaca1fc56a03f0768
 2018-10-05 14:58:36 +02:00
Zdanowicz, Zbigniew bb62343aba Add new parameter to thread data dispatching 
Change-Id: I86710b0cc764156f4c2db9d24ccd1c96b32d7660
 2018-10-05 12:06:25 +02:00
Zdanowicz, Zbigniew 2632b21fd1 Organize dispatching of thread data for better reuse of code 
Change-Id: I8c156f8b5a50f6fa4dfb5218cdadb2840ff556eb
 2018-10-02 18:47:13 +02:00
Dunajski, Bartosz cbd017d495 Handle TimestamPacket with implicit dependencies ownership 
Change-Id: I22a4de4e9eb904c359583e235e0de54a7c743e07
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2018-09-28 01:48:02 +02:00
Zdanowicz, Zbigniew 9e8a434464 Add new parameter to dispatch payload data 
Change-Id: I0034c5a40de65a050e19691b13793b7053354757
 2018-09-26 14:43:46 +02:00
Artur Harasimiuk 40146291ad Update copyright headers 
Updating files modified in 2018 only. Older files remain with old style
copyright header

Change-Id: Ic99f2e190ad74b4b7f2bd79dd7b9fa5fbe36ec92
Signed-off-by: Artur Harasimiuk <artur.harasimiuk@intel.com>
 2018-09-20 18:02:35 +02:00
Dunajski, Bartosz f4c094a568 Set default Semaphore wait mode for polling 
Change-Id: I2537d3d53bc645558cbcf0893ef6f8dae30db57e
 2018-09-17 20:05:00 +02:00
Mateusz Jablonski 873a58382b Extend kernel commands helper 
add method to check if we should program binding table prefetch

Change-Id: I2a78f406b6f2a3fde33dec653ec887b7f2c03442
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2018-09-17 09:34:31 +00:00
Dunajski, Bartosz 2366c41154 Simplify Semaphore programming 
Change-Id: I3322be137bbc1fe6f63baada26cf65baf821b4c1
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2018-09-11 11:06:56 +02:00
Dunajski, Bartosz a807b9a90b Initial implementation of Timestamp Packet write 
Change-Id: Ic498bcf9795f54fbb5fb5a8d07ed17fa70dc4f1a
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2018-08-28 08:27:13 +02:00
Cetnerowski 8647e0c349 Improve KernelInfo handling: 
Remove wrapper for KernelInfo constructor
Switch to unique pointer where possible

Change-Id: Ib3f323e34836e1d189d836fd539ab45518609610
 2018-08-23 13:55:28 +02:00
Maciej Dziuban b91c14f70e Delete Device::getBuiltIns() 
Change-Id: I9d1968dfb2ba4a56020fd17152119add726106e1
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2018-08-22 16:54:53 +02:00
Maciej Dziuban e0e48203d2 Move BuiltIns to ExecutionEnvironment 
Change-Id: Ib2a1b82cc7858c898bb32820aad106a01d1325ad
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2018-08-21 23:15:47 +02:00
Maciej Dziuban 524737af39 Add executionEnvironment field to Program 
Change-Id: Id624177aa3f0b5525bac86e2e0a935ebaf53480e
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2018-08-16 16:52:41 +02:00
Mateusz Jablonski 47f3dad619 Apply (2/4)x4x1 layout when generating local ids for kernel with images only 
- For SIMD8 apply 2x4x1 layout
- For SIMD16/SIMD32 apply 4x4x1 layout

Change-Id: I31bceb49387011c66da5f96ad2a71125b96d4cda
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2018-08-14 12:22:20 +02:00
Mrozek, Michal 99829a3319 Prefetch binding table entries. 
- Significant performance boost for kernels utilizing surface states

Change-Id: I0cec91cb61bd19999847090b945810f798ed80d6
 2018-08-13 17:21:04 +02:00
Chodor, Jaroslaw c10d0d79f5 Workgroup walk order 
Change-Id: Id02db6a383e21dc17be64655e7f51a84103b2e0b
 2018-08-07 13:54:10 +02:00
Zdunowski, Piotr 157ffbceb5 Revert "Builtins increase context refcount." 
This reverts commit 39d55e5257.

Change-Id: Ib5b38e5a508c5e56e61c7f0ac0b5b8a965d6170d
 2018-05-28 16:35:45 +02:00
Zdunowski, Piotr 39d55e5257 Builtins increase context refcount. 
Change-Id: I146852092e1cb374b816875ae9a90ac03a8f205e
 2018-05-23 17:56:20 +02:00
Zdanowicz, Zbigniew 996cb52370 Refactor ULTs and AUB tests around HW commands 
Change-Id: Ie00822b9e0864af6ede3e967039efa911d1dbb6f
 2018-05-22 13:59:30 +02:00
Mrozek, Michal d2817427af Remove createInternalGraphicsAllocation function. 
- Route directly to allocate32BitGraphicsMemory

Change-Id: Ia6872bae655c530ff06b0ec270f419ca91d005ce
 2018-05-21 04:11:43 +02:00
Zdanowicz, Zbigniew b27eee1f7a Refactoring ULTs around HW tests 
Splitting HW tests into CMD-unrelated HW tests
and CMD-related HW tests

Change-Id: Ifbdcabdd0d6f4082e976363a3d8bcd5e7a9ce6c1
 2018-05-18 11:45:45 +02:00
Zdanowicz, Zbigniew 33fee15711 Change interface to pass Interface Descriptor Data as pointer 
Change-Id: I0f33109b800a7607206954bb1e5cb0826290e6f3
 2018-05-11 14:35:53 +02:00
Mrozek, Michal 8d2df3c332 Move indirect heaps from command queues to csr. 
-This is required to enable N:1 submission model.
-If heaps are coming from different command queues that always
mean that STATE_BASE_ADDRESS needs to be reloaded
-In order to not emit any non pipelined state in CSR, this change
moves the ownership of IndirectHeap to one centralized place which is
CommandStreamReceiver
-This way when there are submissions from multiple command queues then
they reuse the same heaps, therefore preventing SBA reload

Change-Id: I5caf5dc5cb05d7a2d8766883d9bc51c29062e980
 2018-04-26 14:05:40 +02:00
Pawel Wilma a0c044e6d2 Extend batch buffer flattening in AubCSR to BatchedDispatch mode 
- batch buffer flatening in batched mode
    - added MI_USER_INTERRUPT command
    - added GUC Work Queue Item

Change-Id: I35142da34b30d3006bb4ffc1521db7f6ebe68ebc
 2018-04-26 12:45:02 +02:00
Artur Harasimiuk 75d497a9a9 separate BuiltinDispatchInfoBuilder from built_ins.h 
We don't need BuiltinDispatchInfoBuilder in every place where built ins
are used. specifically in .cpp files generated from kernel binary.

Change-Id: Ie739951cdc93873993f78ad14cee656122af51fd
Signed-off-by: Artur Harasimiuk <artur.harasimiuk@intel.com>
 2018-04-19 12:32:13 +02:00
Mrozek, Michal d900bdffc6 [33/n] Internal 4GB allocator. 
- Move indirect heap to internal allocator domain.
- Add logic in getIndirectHeap to allocate with proper API depending on
heap type
- Add State base Address programming, reflecting that now Indirect Object
Heap is placed in 4GB domain.
- For AddPatchInfoCommentsForAUBDump mode , keep all heaps in non 4GB mode.

Change-Id: I6862f6a249e444d0d6cfe7e499a10d43f284553e
 2018-04-19 08:13:48 +02:00
Mrozek, Michal 6299388b71 [30/n] Internal 4GB allocator. 
- Add support for patching indirect state with internal heaps.

Change-Id: Ib5748beb462be1786134a0a81bb649dd279816ec
 2018-04-17 09:22:15 +02:00
Mrozek, Michal 2be5934096 [21/n] Remove Instruction Heap from enqueue path. 
- This removes Instruction Heap allocation from enqueue path
- Blocked path is handled as well
- Heap is no longer allocated on demand it is bind to kernelInfo.

Change-Id: I54545beceed3404ee0330a8bac2b0934944cac30
 2018-03-28 20:15:55 +02:00
Mrozek, Michal 9bdf01468e [20/n] Internal 4GB allocator. 
- Switch to internal heap for kernel ISA allocations.
- remove IH from various functions
- remove IHState from CSR , IH is never dirty
- ISA is no longer copied on enqueue calls.

Change-Id: I0099cf2a9ebab6192ea03a74dd35f7da963fd5a5
 2018-03-28 16:07:26 +02:00
Pawel Wilma ff1d2361f3 Add patch info comments to AUB dump 
Collect patching information and add as comments to AUB dump.

Change-Id: Ib7c903a2589d68b6e3e614c1774c7cd5a000c29f
 2018-03-23 13:08:54 +01:00
Mrozek, Michal 1602fa5a88 [7/n] Internal 4GB allocator 
- rename getBase to getCpuBase
- change some test names accordingly.

Change-Id: I6fb2e4714298250147ea7766a916d7f5d62edc54
 2018-03-05 22:16:14 +01:00
Zdanowicz, Zbigniew 533afe472a Program preemption mode in Interface Descriptor Data 
Change-Id: I7fce731d71dd0b6dc8505ebfe45d24c65898a08b
 2018-03-05 09:36:53 +01:00
Mrozek, Michal 7f7daef49c Avoid default parameter to program constructor. 
Change-Id: I75e9a619131f7d8721416cf18d87418568d04f25
 2018-02-28 16:56:07 +01:00
hjnapiat 5909a6b3d3 Add support for GT-Pin Callbacks [3/n] 
Change-Id: Iea4b49efc9a666fde310ece15a9c69686d22f627
 2018-02-19 10:43:19 +01:00
Chodor, Jaroslaw 044fd1ab81 Fixing IntDescr programing for blocked cmd and MT 
Fixing InterfaceDescriptor programming for
blocked commands when MidThread preemption is
enabled
Additionally, fixing couple of tests that block
global preemption enabling in ULTs

Change-Id: I454c9608f8606f23d7446785ac24c7c7d8701ae0
 2018-01-17 12:19:07 +01:00
Brandon Fliflet 7e9ad41290 Initial commit 
Change-Id: I4bf1707bd3dfeadf2c17b0a7daff372b1925ebbd
 2017-12-21 00:45:38 +01:00