Media/intel-graphics-compiler
1
0
Fork 0
mirror of https://github.com/intel/intel-graphics-compiler.git synced 2025-10-30 08:18:26 +08:00
Code Issues Packages Projects Releases Wiki Activity

Add shader metadata for extra GRFs for latency scheduling

Browse Source 
New metadata field to allow setting extra GRFs to be used for latency
scheduling.
This commit is contained in:
Merecki, Mariusz
2025-10-29 09:17:48 +00:00
committed by igcbot
parent 7106daa2da
commit 81b480d3d3
2 changed files with 4 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
IGC/Compiler/CISACodeGen/CISABuilder.cpp
View File

@ -3622,6 +3622,9 @@ void CEncoder::InitVISABuilderOptions(TARGET_PLATFORM VISAPlatform, bool canAbor
if (uint32_t Val = IGC_GET_FLAG_VALUE(VISAPreSchedExtraGRF)) {
SaveOption(vISA_preRA_ScheduleExtraGRF, Val);
} else if (context->type == ShaderType::COMPUTE_SHADER &&
context->getModuleMetaData()->csInfo.VISAPreSchedScheduleExtraGRF > 0) {
SaveOption(vISA_preRA_ScheduleExtraGRF, context->getModuleMetaData()->csInfo.VISAPreSchedScheduleExtraGRF);
}
if (uint32_t Val = IGC_GET_FLAG_VALUE(VISAScheduleStartBBID)) {

1
IGC/common/MDFrameWork.h
View File

@ -537,6 +537,7 @@ enum class ShaderTypeMD
unsigned int forceTotalGRFNum = 0; // 0 means not forced
unsigned int VISAPreSchedRPThreshold = 0; // 0 means use the default
unsigned int VISAPreSchedCtrl = 0; // 0 means use the default
unsigned int VISAPreSchedScheduleExtraGRF = 0; // additional GRF for latency scheduling
unsigned int SetLoopUnrollThreshold = 0; // 0 means use the default
bool forceSpillCompression = false;
bool allowLowerSimd = false;