Media/intel-graphics-compiler
1
0
Fork 0
mirror of https://github.com/intel/intel-graphics-compiler.git synced 2025-10-30 08:18:26 +08:00
Code Issues Packages Projects Releases Wiki Activity

RA change

Browse Source 
_OS_DESCRIPTION
This commit is contained in:
Cheng, Bu Qi
2025-07-17 01:44:59 +00:00
committed by igcbot
parent d2d30ed8fc
commit 82a1986c0a
1 changed files with 7 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
visa/LocalRA.cpp
View File

@ -802,6 +802,7 @@ bool LocalRA::assignUniqueRegisters(bool twoBanksRA, bool twoDirectionsAssign,
: bankAlign;
G4_SubReg_Align subAlign =
builder.GRFAlign() ? builder.getGRFAlign() : gra.getSubRegAlign(dcl);
auto dclLR = gra.getLocalLR(dcl);
if (assignFromFront) {
BankAlign preferBank = BankAlign::Either;
@ -809,11 +810,13 @@ bool LocalRA::assignUniqueRegisters(bool twoBanksRA, bool twoDirectionsAssign,
getOccupiedBundle(builder, gra, dcl, preferBank);
nrows = phyRegMgr.findFreeRegs(
sizeInWords, assignAlign, subAlign, regNum, subregNum, 0,
numRegLRA - 1, occupiedBundles, 0, false, emptyForbidden);
numRegLRA - 1, occupiedBundles, 0, false,
dclLR ? dclLR->getForbidden() : emptyForbidden);
} else {
nrows = phyRegMgr.findFreeRegs(sizeInWords, assignAlign, subAlign,
regNum, subregNum, numRegLRA - 1, 0, 0,
0, false, emptyForbidden);
nrows = phyRegMgr.findFreeRegs(
sizeInWords, assignAlign, subAlign, regNum, subregNum,
numRegLRA - 1, 0, 0, 0, false,
dclLR ? dclLR->getForbidden() : emptyForbidden);
}
if (nrows) {