Virtualization/capstone
1
0
Fork 0
mirror of https://gitlab.com/qemu-project/capstone.git synced 2025-09-17 02:01:15 +08:00
Code Issues Projects Releases Wiki Activity

arm: use lowercase for special registers

Browse Source
This commit is contained in:
Nguyen Anh Quynh
2014-11-10 16:38:17 +08:00
parent 2593e22932
commit d865f39a68
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
arch/ARM/ARMInstPrinter.c
View File

@ -1378,7 +1378,7 @@ static void printMSRMaskOperand(MCInst *MI, unsigned OpNum, SStream *O)
// As special cases, CPSR_f, CPSR_s and CPSR_fs prefer printing as
// APSR_nzcvq, APSR_g and APSRnzcvqg, respectively.
if (!SpecRegRBit && (Mask == 8 || Mask == 4 || Mask == 12)) {
SStream_concat0(O, "APSR_");
SStream_concat0(O, "apsr_");
switch (Mask) {
default: // llvm_unreachable("Unexpected mask value!");
case 4: SStream_concat0(O, "g"); ARM_addSysReg(MI, ARM_SYSREG_APSR_G); return;
@ -1389,7 +1389,7 @@ static void printMSRMaskOperand(MCInst *MI, unsigned OpNum, SStream *O)
reg = 0;
if (SpecRegRBit) {
SStream_concat0(O, "SPSR");
SStream_concat0(O, "spsr");
if (Mask) {
SStream_concat0(O, "_");
if (Mask & 8) {
@ -1414,7 +1414,7 @@ static void printMSRMaskOperand(MCInst *MI, unsigned OpNum, SStream *O)
ARM_addSysReg(MI, reg);
}
} else {
SStream_concat0(O, "CPSR");
SStream_concat0(O, "cpsr");
if (Mask) {
SStream_concat0(O, "_");
if (Mask & 8) {