intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2026-01-03 06:49:52 +08:00
Code Issues Packages Projects Releases Wiki Activity

refactor: Update STATE_BASE_ADDRESS

Browse Source 
Refactors the STATE_BASE_ADDRESS to align with the latest specification.

Removes redundant functionality for multiple GPU partial writes and
atomics.

Related-To: NEO-13147

Signed-off-by: Vysochyn, Illia <illia.vysochyn@intel.com>
This commit is contained in:
Vysochyn, Illia
2024-11-28 18:18:40 +00:00
committed by Compute-Runtime-Automation
parent 43201d21cc
commit 0b7367ed5f
9 changed files with 4 additions and 85 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
shared/source/generated/xe_hpg_core/hw_cmds_generated_xe_hpg_core.inl
View File

@@ -2661,8 +2661,7 @@ typedef struct tagSTATE_BASE_ADDRESS {
// DWORD 3
uint32_t Reserved_96 : BITFIELD_RANGE(0, 12);
uint32_t EnableMemoryCompressionForAllStatelessAccesses : BITFIELD_RANGE(13, 13);
uint32_t DisableSupportForMultiGpuAtomicsForStatelessAccesses : BITFIELD_RANGE(14, 14);
uint32_t DisableSupportForMultiGpuPartialWritesForStatelessMessages : BITFIELD_RANGE(15, 15);
uint32_t Reserved_110 : BITFIELD_RANGE(14, 15);
uint32_t StatelessDataPortAccessMemoryObjectControlState_Reserved : BITFIELD_RANGE(16, 16);
uint32_t StatelessDataPortAccessMemoryObjectControlState_IndexToMocsTables : BITFIELD_RANGE(17, 22);
uint32_t L1CachePolicyL1CacheControl : BITFIELD_RANGE(23, 25);
@@ -2821,18 +2820,6 @@ typedef struct tagSTATE_BASE_ADDRESS {
inline ENABLE_MEMORY_COMPRESSION_FOR_ALL_STATELESS_ACCESSES getEnableMemoryCompressionForAllStatelessAccesses() const {
return static_cast<ENABLE_MEMORY_COMPRESSION_FOR_ALL_STATELESS_ACCESSES>(TheStructure.Common.EnableMemoryCompressionForAllStatelessAccesses);
}
inline void setDisableSupportForMultiGpuAtomicsForStatelessAccesses(const bool value) {
TheStructure.Common.DisableSupportForMultiGpuAtomicsForStatelessAccesses = value;
}
inline bool getDisableSupportForMultiGpuAtomicsForStatelessAccesses() const {
return (TheStructure.Common.DisableSupportForMultiGpuAtomicsForStatelessAccesses);
}
inline void setDisableSupportForMultiGpuPartialWritesForStatelessMessages(const bool value) {
TheStructure.Common.DisableSupportForMultiGpuPartialWritesForStatelessMessages = value;
}
inline bool getDisableSupportForMultiGpuPartialWritesForStatelessMessages() const {
return (TheStructure.Common.DisableSupportForMultiGpuPartialWritesForStatelessMessages);
}
inline void setStatelessDataPortAccessMemoryObjectControlStateReserved(const uint32_t value) {
TheStructure.Common.StatelessDataPortAccessMemoryObjectControlState_Reserved = value;
}