intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-19 15:50:38 +08:00
Code Issues Packages Projects Releases Wiki Activity

Limit blitter max height.

Browse Source 
Change-Id: I957d5501cac8b837391f88d6e20d1bf47e681ae5
Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
This commit is contained in:
Michal Mrozek
2020-03-13 11:04:56 +01:00
committed by sys_ocldev
parent 0884a341c8
commit 3243b9d69d
2 changed files with 7 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
opencl/test/unit_test/command_stream/command_stream_receiver_hw_tests.cpp
View File

@@ -1241,3 +1241,8 @@ TEST_F(ScratchSpaceControllerTest, whenScratchSpaceControllerIsDestroyedThenItRe
EXPECT_NE(nullptr, scratchSpaceController.privateScratchAllocation);
//no memory leak is expected
}
TEST(BcsConstantsTests, givenBlitConstantsThenTheyHaveDesiredValues) {
EXPECT_EQ(BlitterConstants::maxBlitWidth, 0x7FC0u);
EXPECT_EQ(BlitterConstants::maxBlitHeight, 0x3FC0u);
}

4
shared/source/memory_manager/memory_constants.h
View File

@@ -50,8 +50,8 @@ constexpr uint64_t maxSvmAddress = is64bit ? maxNBitValue(47) : maxNBitValue(32)
} // namespace MemoryConstants
namespace BlitterConstants {
constexpr uint64_t maxBlitWidth = 0x7FC0; // 0x7FFF aligned to cacheline size
constexpr uint64_t maxBlitHeight = 0x7FFF;
constexpr uint64_t maxBlitWidth = 0x7FC0; // 0x7FFF aligned to cacheline size
constexpr uint64_t maxBlitHeight = 0x3FC0; // 0x4000 aligned to cacheline size
enum class BlitDirection : uint32_t {
BufferToHostPtr,
HostPtrToBuffer,