mirror of
https://github.com/intel/compute-runtime.git
synced 2025-12-22 01:48:50 +08:00
feature(sysman): Add support for PMT for BMG G31 Linux platform
Related-To: NEO-15428 Signed-off-by: Anvesh Bakwad <anvesh.bakwad@intel.com>
This commit is contained in:
committed by
Compute-Runtime-Automation
parent
b58de85026
commit
cf1eeb8b51
@@ -555,7 +555,695 @@ static std::map<std::string, std::map<std::string, uint64_t>> guidToKeyOffsetMap
|
||||
{"GDDR4_CH1_GT_64B_WR_REQ_UPPER", 1124},
|
||||
{"GDDR4_CH1_GT_64B_WR_REQ_LOWER", 1120},
|
||||
{"GDDR5_CH1_GT_64B_WR_REQ_UPPER", 1284},
|
||||
{"GDDR5_CH1_GT_64B_WR_REQ_LOWER", 1280}}}};
|
||||
{"GDDR5_CH1_GT_64B_WR_REQ_LOWER", 1280}}},
|
||||
{"0x1e2f8301", // BMG G31 PUNIT rev 2
|
||||
{{"XTAL_CLK_FREQUENCY", 4},
|
||||
{"ACCUM_PACKAGE_ENERGY", 48},
|
||||
{"ACCUM_PSYS_ENERGY", 52},
|
||||
{"VRAM_BANDWIDTH", 56},
|
||||
{"XTAL_COUNT", 1024},
|
||||
{"VCCGT_ENERGY_ACCUMULATOR", 1628},
|
||||
{"VCCDDR_ENERGY_ACCUMULATOR", 1640}}},
|
||||
{"0x1e2f8302", // BMG G31 PUNIT rev 3
|
||||
{{"XTAL_CLK_FREQUENCY", 4},
|
||||
{"ACCUM_PACKAGE_ENERGY", 48},
|
||||
{"ACCUM_PSYS_ENERGY", 52},
|
||||
{"VRAM_BANDWIDTH", 56},
|
||||
{"XTAL_COUNT", 1024},
|
||||
{"VCCGT_ENERGY_ACCUMULATOR", 1628},
|
||||
{"VCCDDR_ENERGY_ACCUMULATOR", 1640}}},
|
||||
{"0x5e2f8310", // BMG G31 OOBMSM rev 15
|
||||
{{"PACKAGE_ENERGY_STATUS_SKU_0_0_0_PCU", 136},
|
||||
{"PLATFORM_ENERGY_STATUS", 140},
|
||||
{"SOC_THERMAL_SENSORS_TEMPERATURE_0_2_0_GTTMMADR[1]", 164},
|
||||
{"VRAM_TEMPERATURE_0_2_0_GTTMMADR", 168},
|
||||
{"reg_PCIESS_rx_bytecount_lsb", 280},
|
||||
{"reg_PCIESS_rx_bytecount_msb", 276},
|
||||
{"reg_PCIESS_tx_bytecount_lsb", 288},
|
||||
{"reg_PCIESS_tx_bytecount_msb", 284},
|
||||
{"reg_PCIESS_rx_pktcount_lsb", 296},
|
||||
{"reg_PCIESS_rx_pktcount_msb", 292},
|
||||
{"reg_PCIESS_tx_pktcount_lsb", 304},
|
||||
{"reg_PCIESS_tx_pktcount_msb", 300},
|
||||
{"MSU_BITMASK", 3688},
|
||||
{"GDDR_TELEM_CAPTURE_TIMESTAMP_UPPER", 372},
|
||||
{"GDDR_TELEM_CAPTURE_TIMESTAMP_LOWER", 368},
|
||||
{"GDDR0_CH0_GT_32B_RD_REQ_UPPER", 376},
|
||||
{"GDDR0_CH0_GT_32B_RD_REQ_LOWER", 380},
|
||||
{"GDDR1_CH0_GT_32B_RD_REQ_UPPER", 536},
|
||||
{"GDDR1_CH0_GT_32B_RD_REQ_LOWER", 540},
|
||||
{"GDDR2_CH0_GT_32B_RD_REQ_UPPER", 696},
|
||||
{"GDDR2_CH0_GT_32B_RD_REQ_LOWER", 700},
|
||||
{"GDDR3_CH0_GT_32B_RD_REQ_UPPER", 856},
|
||||
{"GDDR3_CH0_GT_32B_RD_REQ_LOWER", 860},
|
||||
{"GDDR4_CH0_GT_32B_RD_REQ_UPPER", 1016},
|
||||
{"GDDR4_CH0_GT_32B_RD_REQ_LOWER", 1020},
|
||||
{"GDDR5_CH0_GT_32B_RD_REQ_UPPER", 1196},
|
||||
{"GDDR5_CH0_GT_32B_RD_REQ_LOWER", 1180},
|
||||
{"GDDR6_CH0_GT_32B_RD_REQ_UPPER", 1336},
|
||||
{"GDDR6_CH0_GT_32B_RD_REQ_LOWER", 1340},
|
||||
{"GDDR7_CH0_GT_32B_RD_REQ_UPPER", 1496},
|
||||
{"GDDR7_CH0_GT_32B_RD_REQ_LOWER", 1500},
|
||||
{"GDDR0_CH1_GT_32B_RD_REQ_UPPER", 456},
|
||||
{"GDDR0_CH1_GT_32B_RD_REQ_LOWER", 460},
|
||||
{"GDDR1_CH1_GT_32B_RD_REQ_UPPER", 616},
|
||||
{"GDDR1_CH1_GT_32B_RD_REQ_LOWER", 620},
|
||||
{"GDDR2_CH1_GT_32B_RD_REQ_UPPER", 776},
|
||||
{"GDDR2_CH1_GT_32B_RD_REQ_LOWER", 780},
|
||||
{"GDDR3_CH1_GT_32B_RD_REQ_UPPER", 936},
|
||||
{"GDDR3_CH1_GT_32B_RD_REQ_LOWER", 940},
|
||||
{"GDDR4_CH1_GT_32B_RD_REQ_UPPER", 1096},
|
||||
{"GDDR4_CH1_GT_32B_RD_REQ_LOWER", 1100},
|
||||
{"GDDR5_CH1_GT_32B_RD_REQ_UPPER", 1276},
|
||||
{"GDDR5_CH1_GT_32B_RD_REQ_LOWER", 1280},
|
||||
{"GDDR6_CH1_GT_32B_RD_REQ_UPPER", 1576},
|
||||
{"GDDR6_CH1_GT_32B_RD_REQ_LOWER", 1580},
|
||||
{"GDDR7_CH1_GT_32B_RD_REQ_UPPER", 1416},
|
||||
{"GDDR7_CH1_GT_32B_RD_REQ_LOWER", 1420},
|
||||
{"GDDR0_CH0_GT_32B_WR_REQ_UPPER", 392},
|
||||
{"GDDR0_CH0_GT_32B_WR_REQ_LOWER", 396},
|
||||
{"GDDR1_CH0_GT_32B_WR_REQ_UPPER", 552},
|
||||
{"GDDR1_CH0_GT_32B_WR_REQ_LOWER", 556},
|
||||
{"GDDR2_CH0_GT_32B_WR_REQ_UPPER", 712},
|
||||
{"GDDR2_CH0_GT_32B_WR_REQ_LOWER", 716},
|
||||
{"GDDR3_CH0_GT_32B_WR_REQ_UPPER", 872},
|
||||
{"GDDR3_CH0_GT_32B_WR_REQ_LOWER", 876},
|
||||
{"GDDR4_CH0_GT_32B_WR_REQ_UPPER", 1032},
|
||||
{"GDDR4_CH0_GT_32B_WR_REQ_LOWER", 1036},
|
||||
{"GDDR5_CH0_GT_32B_WR_REQ_UPPER", 1192},
|
||||
{"GDDR5_CH0_GT_32B_WR_REQ_LOWER", 1196},
|
||||
{"GDDR6_CH0_GT_32B_WR_REQ_UPPER", 1352},
|
||||
{"GDDR6_CH0_GT_32B_WR_REQ_LOWER", 1356},
|
||||
{"GDDR7_CH0_GT_32B_WR_REQ_UPPER", 1512},
|
||||
{"GDDR7_CH0_GT_32B_WR_REQ_LOWER", 1516},
|
||||
{"GDDR0_CH1_GT_32B_WR_REQ_UPPER", 472},
|
||||
{"GDDR0_CH1_GT_32B_WR_REQ_LOWER", 476},
|
||||
{"GDDR1_CH1_GT_32B_WR_REQ_UPPER", 632},
|
||||
{"GDDR1_CH1_GT_32B_WR_REQ_LOWER", 636},
|
||||
{"GDDR2_CH1_GT_32B_WR_REQ_UPPER", 792},
|
||||
{"GDDR2_CH1_GT_32B_WR_REQ_LOWER", 796},
|
||||
{"GDDR3_CH1_GT_32B_WR_REQ_UPPER", 952},
|
||||
{"GDDR3_CH1_GT_32B_WR_REQ_LOWER", 956},
|
||||
{"GDDR4_CH1_GT_32B_WR_REQ_UPPER", 1112},
|
||||
{"GDDR4_CH1_GT_32B_WR_REQ_LOWER", 1116},
|
||||
{"GDDR5_CH1_GT_32B_WR_REQ_UPPER", 1272},
|
||||
{"GDDR5_CH1_GT_32B_WR_REQ_LOWER", 1276},
|
||||
{"GDDR6_CH1_GT_32B_WR_REQ_UPPER", 1432},
|
||||
{"GDDR6_CH1_GT_32B_WR_REQ_LOWER", 1436},
|
||||
{"GDDR7_CH1_GT_32B_WR_REQ_UPPER", 1592},
|
||||
{"GDDR7_CH1_GT_32B_WR_REQ_LOWER", 1596},
|
||||
{"GDDR0_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 408},
|
||||
{"GDDR0_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 412},
|
||||
{"GDDR1_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 568},
|
||||
{"GDDR1_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 572},
|
||||
{"GDDR2_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 728},
|
||||
{"GDDR2_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 732},
|
||||
{"GDDR3_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 888},
|
||||
{"GDDR3_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 892},
|
||||
{"GDDR4_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 1048},
|
||||
{"GDDR4_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 1052},
|
||||
{"GDDR5_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 1208},
|
||||
{"GDDR5_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 1212},
|
||||
{"GDDR6_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 1368},
|
||||
{"GDDR6_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 1372},
|
||||
{"GDDR7_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 1528},
|
||||
{"GDDR7_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 1532},
|
||||
{"GDDR0_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 488},
|
||||
{"GDDR0_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 492},
|
||||
{"GDDR1_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 648},
|
||||
{"GDDR1_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 652},
|
||||
{"GDDR2_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 808},
|
||||
{"GDDR2_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 812},
|
||||
{"GDDR3_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 968},
|
||||
{"GDDR3_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 972},
|
||||
{"GDDR4_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 1128},
|
||||
{"GDDR4_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 1132},
|
||||
{"GDDR5_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 1288},
|
||||
{"GDDR5_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 1292},
|
||||
{"GDDR6_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 1448},
|
||||
{"GDDR6_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 1452},
|
||||
{"GDDR7_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 1608},
|
||||
{"GDDR7_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 1612},
|
||||
{"GDDR0_CH0_SOC_32B_RD_REQ_UPPER", 424},
|
||||
{"GDDR0_CH0_SOC_32B_RD_REQ_LOWER", 428},
|
||||
{"GDDR1_CH0_SOC_32B_RD_REQ_UPPER", 584},
|
||||
{"GDDR1_CH0_SOC_32B_RD_REQ_LOWER", 588},
|
||||
{"GDDR2_CH0_SOC_32B_RD_REQ_UPPER", 744},
|
||||
{"GDDR2_CH0_SOC_32B_RD_REQ_LOWER", 748},
|
||||
{"GDDR3_CH0_SOC_32B_RD_REQ_UPPER", 904},
|
||||
{"GDDR3_CH0_SOC_32B_RD_REQ_LOWER", 908},
|
||||
{"GDDR4_CH0_SOC_32B_RD_REQ_UPPER", 1064},
|
||||
{"GDDR4_CH0_SOC_32B_RD_REQ_LOWER", 1068},
|
||||
{"GDDR5_CH0_SOC_32B_RD_REQ_UPPER", 1224},
|
||||
{"GDDR5_CH0_SOC_32B_RD_REQ_LOWER", 1228},
|
||||
{"GDDR6_CH0_SOC_32B_RD_REQ_UPPER", 1384},
|
||||
{"GDDR6_CH0_SOC_32B_RD_REQ_LOWER", 1388},
|
||||
{"GDDR7_CH0_SOC_32B_RD_REQ_UPPER", 1544},
|
||||
{"GDDR7_CH0_SOC_32B_RD_REQ_LOWER", 1548},
|
||||
{"GDDR0_CH1_SOC_32B_RD_REQ_UPPER", 504},
|
||||
{"GDDR0_CH1_SOC_32B_RD_REQ_LOWER", 508},
|
||||
{"GDDR1_CH1_SOC_32B_RD_REQ_UPPER", 664},
|
||||
{"GDDR1_CH1_SOC_32B_RD_REQ_LOWER", 668},
|
||||
{"GDDR2_CH1_SOC_32B_RD_REQ_UPPER", 824},
|
||||
{"GDDR2_CH1_SOC_32B_RD_REQ_LOWER", 828},
|
||||
{"GDDR3_CH1_SOC_32B_RD_REQ_UPPER", 984},
|
||||
{"GDDR3_CH1_SOC_32B_RD_REQ_LOWER", 988},
|
||||
{"GDDR4_CH1_SOC_32B_RD_REQ_UPPER", 1144},
|
||||
{"GDDR4_CH1_SOC_32B_RD_REQ_LOWER", 1148},
|
||||
{"GDDR5_CH1_SOC_32B_RD_REQ_UPPER", 1304},
|
||||
{"GDDR5_CH1_SOC_32B_RD_REQ_LOWER", 1308},
|
||||
{"GDDR6_CH1_SOC_32B_RD_REQ_UPPER", 1464},
|
||||
{"GDDR6_CH1_SOC_32B_RD_REQ_LOWER", 1468},
|
||||
{"GDDR7_CH1_SOC_32B_RD_REQ_UPPER", 1624},
|
||||
{"GDDR7_CH1_SOC_32B_RD_REQ_LOWER", 1628},
|
||||
{"GDDR0_CH0_SOC_32B_WR_REQ_UPPER", 440},
|
||||
{"GDDR0_CH0_SOC_32B_WR_REQ_LOWER", 444},
|
||||
{"GDDR1_CH0_SOC_32B_WR_REQ_UPPER", 600},
|
||||
{"GDDR1_CH0_SOC_32B_WR_REQ_LOWER", 604},
|
||||
{"GDDR2_CH0_SOC_32B_WR_REQ_UPPER", 760},
|
||||
{"GDDR2_CH0_SOC_32B_WR_REQ_LOWER", 764},
|
||||
{"GDDR3_CH0_SOC_32B_WR_REQ_UPPER", 920},
|
||||
{"GDDR3_CH0_SOC_32B_WR_REQ_LOWER", 924},
|
||||
{"GDDR4_CH0_SOC_32B_WR_REQ_UPPER", 1080},
|
||||
{"GDDR4_CH0_SOC_32B_WR_REQ_LOWER", 1084},
|
||||
{"GDDR5_CH0_SOC_32B_WR_REQ_UPPER", 1240},
|
||||
{"GDDR5_CH0_SOC_32B_WR_REQ_LOWER", 1244},
|
||||
{"GDDR6_CH0_SOC_32B_WR_REQ_UPPER", 1400},
|
||||
{"GDDR6_CH0_SOC_32B_WR_REQ_LOWER", 1404},
|
||||
{"GDDR7_CH0_SOC_32B_WR_REQ_UPPER", 1560},
|
||||
{"GDDR7_CH0_SOC_32B_WR_REQ_LOWER", 1564},
|
||||
{"GDDR0_CH1_SOC_32B_WR_REQ_UPPER", 520},
|
||||
{"GDDR0_CH1_SOC_32B_WR_REQ_LOWER", 524},
|
||||
{"GDDR1_CH1_SOC_32B_WR_REQ_UPPER", 680},
|
||||
{"GDDR1_CH1_SOC_32B_WR_REQ_LOWER", 684},
|
||||
{"GDDR2_CH1_SOC_32B_WR_REQ_UPPER", 840},
|
||||
{"GDDR2_CH1_SOC_32B_WR_REQ_LOWER", 844},
|
||||
{"GDDR3_CH1_SOC_32B_WR_REQ_UPPER", 1000},
|
||||
{"GDDR3_CH1_SOC_32B_WR_REQ_LOWER", 1004},
|
||||
{"GDDR4_CH1_SOC_32B_WR_REQ_UPPER", 1160},
|
||||
{"GDDR4_CH1_SOC_32B_WR_REQ_LOWER", 1164},
|
||||
{"GDDR5_CH1_SOC_32B_WR_REQ_UPPER", 1320},
|
||||
{"GDDR5_CH1_SOC_32B_WR_REQ_LOWER", 1324},
|
||||
{"GDDR6_CH1_SOC_32B_WR_REQ_UPPER", 1480},
|
||||
{"GDDR6_CH1_SOC_32B_WR_REQ_LOWER", 1484},
|
||||
{"GDDR7_CH1_SOC_32B_WR_REQ_UPPER", 1640},
|
||||
{"GDDR7_CH1_SOC_32B_WR_REQ_LOWER", 1644},
|
||||
{"GDDR0_CH0_GT_64B_RD_REQ_UPPER", 384},
|
||||
{"GDDR0_CH0_GT_64B_RD_REQ_LOWER", 388},
|
||||
{"GDDR1_CH0_GT_64B_RD_REQ_UPPER", 544},
|
||||
{"GDDR1_CH0_GT_64B_RD_REQ_LOWER", 548},
|
||||
{"GDDR2_CH0_GT_64B_RD_REQ_UPPER", 704},
|
||||
{"GDDR2_CH0_GT_64B_RD_REQ_LOWER", 708},
|
||||
{"GDDR3_CH0_GT_64B_RD_REQ_UPPER", 864},
|
||||
{"GDDR3_CH0_GT_64B_RD_REQ_LOWER", 868},
|
||||
{"GDDR4_CH0_GT_64B_RD_REQ_UPPER", 1024},
|
||||
{"GDDR4_CH0_GT_64B_RD_REQ_LOWER", 1028},
|
||||
{"GDDR5_CH0_GT_64B_RD_REQ_UPPER", 1184},
|
||||
{"GDDR5_CH0_GT_64B_RD_REQ_LOWER", 1188},
|
||||
{"GDDR6_CH0_GT_64B_RD_REQ_UPPER", 1344},
|
||||
{"GDDR6_CH0_GT_64B_RD_REQ_LOWER", 1348},
|
||||
{"GDDR7_CH0_GT_64B_RD_REQ_UPPER", 1504},
|
||||
{"GDDR7_CH0_GT_64B_RD_REQ_LOWER", 1508},
|
||||
{"GDDR0_CH1_GT_64B_RD_REQ_UPPER", 464},
|
||||
{"GDDR0_CH1_GT_64B_RD_REQ_LOWER", 468},
|
||||
{"GDDR1_CH1_GT_64B_RD_REQ_UPPER", 624},
|
||||
{"GDDR1_CH1_GT_64B_RD_REQ_LOWER", 628},
|
||||
{"GDDR2_CH1_GT_64B_RD_REQ_UPPER", 784},
|
||||
{"GDDR2_CH1_GT_64B_RD_REQ_LOWER", 788},
|
||||
{"GDDR3_CH1_GT_64B_RD_REQ_UPPER", 944},
|
||||
{"GDDR3_CH1_GT_64B_RD_REQ_LOWER", 948},
|
||||
{"GDDR4_CH1_GT_64B_RD_REQ_UPPER", 1104},
|
||||
{"GDDR4_CH1_GT_64B_RD_REQ_LOWER", 1108},
|
||||
{"GDDR5_CH1_GT_64B_RD_REQ_UPPER", 1264},
|
||||
{"GDDR5_CH1_GT_64B_RD_REQ_LOWER", 1268},
|
||||
{"GDDR6_CH1_GT_64B_RD_REQ_UPPER", 1424},
|
||||
{"GDDR6_CH1_GT_64B_RD_REQ_LOWER", 1428},
|
||||
{"GDDR7_CH1_GT_64B_RD_REQ_UPPER", 1584},
|
||||
{"GDDR7_CH1_GT_64B_RD_REQ_LOWER", 1588},
|
||||
{"GDDR0_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 416},
|
||||
{"GDDR0_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 420},
|
||||
{"GDDR1_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 576},
|
||||
{"GDDR1_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 580},
|
||||
{"GDDR2_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 736},
|
||||
{"GDDR2_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 740},
|
||||
{"GDDR3_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 896},
|
||||
{"GDDR3_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 900},
|
||||
{"GDDR4_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 1056},
|
||||
{"GDDR4_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 1060},
|
||||
{"GDDR5_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 1216},
|
||||
{"GDDR5_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 1220},
|
||||
{"GDDR6_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 1376},
|
||||
{"GDDR6_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 1380},
|
||||
{"GDDR7_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 1536},
|
||||
{"GDDR7_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 1540},
|
||||
{"GDDR0_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 496},
|
||||
{"GDDR0_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 500},
|
||||
{"GDDR1_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 656},
|
||||
{"GDDR1_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 660},
|
||||
{"GDDR2_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 816},
|
||||
{"GDDR2_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 820},
|
||||
{"GDDR3_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 976},
|
||||
{"GDDR3_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 980},
|
||||
{"GDDR4_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 1136},
|
||||
{"GDDR4_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 1140},
|
||||
{"GDDR5_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 1296},
|
||||
{"GDDR5_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 1300},
|
||||
{"GDDR6_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 1456},
|
||||
{"GDDR6_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 1460},
|
||||
{"GDDR7_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 1616},
|
||||
{"GDDR7_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 1620},
|
||||
{"GDDR0_CH0_SOC_64B_RD_REQ_UPPER", 432},
|
||||
{"GDDR0_CH0_SOC_64B_RD_REQ_LOWER", 436},
|
||||
{"GDDR1_CH0_SOC_64B_RD_REQ_UPPER", 592},
|
||||
{"GDDR1_CH0_SOC_64B_RD_REQ_LOWER", 596},
|
||||
{"GDDR2_CH0_SOC_64B_RD_REQ_UPPER", 752},
|
||||
{"GDDR2_CH0_SOC_64B_RD_REQ_LOWER", 756},
|
||||
{"GDDR3_CH0_SOC_64B_RD_REQ_UPPER", 912},
|
||||
{"GDDR3_CH0_SOC_64B_RD_REQ_LOWER", 916},
|
||||
{"GDDR4_CH0_SOC_64B_RD_REQ_UPPER", 1072},
|
||||
{"GDDR4_CH0_SOC_64B_RD_REQ_LOWER", 1076},
|
||||
{"GDDR5_CH0_SOC_64B_RD_REQ_UPPER", 1232},
|
||||
{"GDDR5_CH0_SOC_64B_RD_REQ_LOWER", 1236},
|
||||
{"GDDR6_CH0_SOC_64B_RD_REQ_UPPER", 1392},
|
||||
{"GDDR6_CH0_SOC_64B_RD_REQ_LOWER", 1396},
|
||||
{"GDDR7_CH0_SOC_64B_RD_REQ_UPPER", 1552},
|
||||
{"GDDR7_CH0_SOC_64B_RD_REQ_LOWER", 1556},
|
||||
{"GDDR0_CH1_SOC_64B_RD_REQ_UPPER", 512},
|
||||
{"GDDR0_CH1_SOC_64B_RD_REQ_LOWER", 516},
|
||||
{"GDDR1_CH1_SOC_64B_RD_REQ_UPPER", 672},
|
||||
{"GDDR1_CH1_SOC_64B_RD_REQ_LOWER", 676},
|
||||
{"GDDR2_CH1_SOC_64B_RD_REQ_UPPER", 832},
|
||||
{"GDDR2_CH1_SOC_64B_RD_REQ_LOWER", 836},
|
||||
{"GDDR3_CH1_SOC_64B_RD_REQ_UPPER", 992},
|
||||
{"GDDR3_CH1_SOC_64B_RD_REQ_LOWER", 996},
|
||||
{"GDDR4_CH1_SOC_64B_RD_REQ_UPPER", 1152},
|
||||
{"GDDR4_CH1_SOC_64B_RD_REQ_LOWER", 1156},
|
||||
{"GDDR5_CH1_SOC_64B_RD_REQ_UPPER", 1312},
|
||||
{"GDDR5_CH1_SOC_64B_RD_REQ_LOWER", 1316},
|
||||
{"GDDR6_CH1_SOC_64B_RD_REQ_UPPER", 1472},
|
||||
{"GDDR6_CH1_SOC_64B_RD_REQ_LOWER", 1476},
|
||||
{"GDDR7_CH1_SOC_64B_RD_REQ_UPPER", 1632},
|
||||
{"GDDR7_CH1_SOC_64B_RD_REQ_LOWER", 1636},
|
||||
{"GDDR0_CH0_SOC_64B_WR_REQ_UPPER", 448},
|
||||
{"GDDR0_CH0_SOC_64B_WR_REQ_LOWER", 452},
|
||||
{"GDDR1_CH0_SOC_64B_WR_REQ_UPPER", 608},
|
||||
{"GDDR1_CH0_SOC_64B_WR_REQ_LOWER", 612},
|
||||
{"GDDR2_CH0_SOC_64B_WR_REQ_UPPER", 768},
|
||||
{"GDDR2_CH0_SOC_64B_WR_REQ_LOWER", 772},
|
||||
{"GDDR3_CH0_SOC_64B_WR_REQ_UPPER", 928},
|
||||
{"GDDR3_CH0_SOC_64B_WR_REQ_LOWER", 932},
|
||||
{"GDDR4_CH0_SOC_64B_WR_REQ_UPPER", 1088},
|
||||
{"GDDR4_CH0_SOC_64B_WR_REQ_LOWER", 1092},
|
||||
{"GDDR5_CH0_SOC_64B_WR_REQ_UPPER", 1248},
|
||||
{"GDDR5_CH0_SOC_64B_WR_REQ_LOWER", 1252},
|
||||
{"GDDR6_CH0_SOC_64B_WR_REQ_UPPER", 1408},
|
||||
{"GDDR6_CH0_SOC_64B_WR_REQ_LOWER", 1412},
|
||||
{"GDDR7_CH0_SOC_64B_WR_REQ_UPPER", 1568},
|
||||
{"GDDR7_CH0_SOC_64B_WR_REQ_LOWER", 1572},
|
||||
{"GDDR0_CH1_SOC_64B_WR_REQ_UPPER", 528},
|
||||
{"GDDR0_CH1_SOC_64B_WR_REQ_LOWER", 532},
|
||||
{"GDDR1_CH1_SOC_64B_WR_REQ_UPPER", 688},
|
||||
{"GDDR1_CH1_SOC_64B_WR_REQ_LOWER", 692},
|
||||
{"GDDR2_CH1_SOC_64B_WR_REQ_UPPER", 848},
|
||||
{"GDDR2_CH1_SOC_64B_WR_REQ_LOWER", 852},
|
||||
{"GDDR3_CH1_SOC_64B_WR_REQ_UPPER", 1008},
|
||||
{"GDDR3_CH1_SOC_64B_WR_REQ_LOWER", 1012},
|
||||
{"GDDR4_CH1_SOC_64B_WR_REQ_UPPER", 1168},
|
||||
{"GDDR4_CH1_SOC_64B_WR_REQ_LOWER", 1172},
|
||||
{"GDDR5_CH1_SOC_64B_WR_REQ_UPPER", 1328},
|
||||
{"GDDR5_CH1_SOC_64B_WR_REQ_LOWER", 1332},
|
||||
{"GDDR6_CH1_SOC_64B_WR_REQ_UPPER", 1488},
|
||||
{"GDDR6_CH1_SOC_64B_WR_REQ_LOWER", 1492},
|
||||
{"GDDR7_CH1_SOC_64B_WR_REQ_UPPER", 1648},
|
||||
{"GDDR7_CH1_SOC_64B_WR_REQ_LOWER", 1652},
|
||||
{"GDDR0_CH0_GT_64B_WR_REQ_UPPER", 400},
|
||||
{"GDDR0_CH0_GT_64B_WR_REQ_LOWER", 404},
|
||||
{"GDDR1_CH0_GT_64B_WR_REQ_UPPER", 560},
|
||||
{"GDDR1_CH0_GT_64B_WR_REQ_LOWER", 564},
|
||||
{"GDDR2_CH0_GT_64B_WR_REQ_UPPER", 720},
|
||||
{"GDDR2_CH0_GT_64B_WR_REQ_LOWER", 724},
|
||||
{"GDDR3_CH0_GT_64B_WR_REQ_UPPER", 880},
|
||||
{"GDDR3_CH0_GT_64B_WR_REQ_LOWER", 884},
|
||||
{"GDDR4_CH0_GT_64B_WR_REQ_UPPER", 1040},
|
||||
{"GDDR4_CH0_GT_64B_WR_REQ_LOWER", 1044},
|
||||
{"GDDR5_CH0_GT_64B_WR_REQ_UPPER", 1200},
|
||||
{"GDDR5_CH0_GT_64B_WR_REQ_LOWER", 1204},
|
||||
{"GDDR6_CH0_GT_64B_WR_REQ_UPPER", 1360},
|
||||
{"GDDR6_CH0_GT_64B_WR_REQ_LOWER", 1364},
|
||||
{"GDDR7_CH0_GT_64B_WR_REQ_UPPER", 1520},
|
||||
{"GDDR7_CH0_GT_64B_WR_REQ_LOWER", 1524},
|
||||
{"GDDR0_CH1_GT_64B_WR_REQ_UPPER", 480},
|
||||
{"GDDR0_CH1_GT_64B_WR_REQ_LOWER", 484},
|
||||
{"GDDR1_CH1_GT_64B_WR_REQ_UPPER", 640},
|
||||
{"GDDR1_CH1_GT_64B_WR_REQ_LOWER", 644},
|
||||
{"GDDR2_CH1_GT_64B_WR_REQ_UPPER", 800},
|
||||
{"GDDR2_CH1_GT_64B_WR_REQ_LOWER", 804},
|
||||
{"GDDR3_CH1_GT_64B_WR_REQ_UPPER", 960},
|
||||
{"GDDR3_CH1_GT_64B_WR_REQ_LOWER", 964},
|
||||
{"GDDR4_CH1_GT_64B_WR_REQ_UPPER", 1120},
|
||||
{"GDDR4_CH1_GT_64B_WR_REQ_LOWER", 1124},
|
||||
{"GDDR5_CH1_GT_64B_WR_REQ_UPPER", 1280},
|
||||
{"GDDR5_CH1_GT_64B_WR_REQ_LOWER", 1284},
|
||||
{"GDDR6_CH1_GT_64B_WR_REQ_UPPER", 1440},
|
||||
{"GDDR6_CH1_GT_64B_WR_REQ_LOWER", 1444},
|
||||
{"GDDR7_CH1_GT_64B_WR_REQ_UPPER", 1600},
|
||||
{"GDDR7_CH1_GT_64B_WR_REQ_LOWER", 1604}}},
|
||||
{"0x5e2f8311", // BMG G31 OOBMSM Rev 16
|
||||
{{"PACKAGE_ENERGY_STATUS_SKU_0_0_0_PCU", 136},
|
||||
{"PLATFORM_ENERGY_STATUS", 140},
|
||||
{"SOC_THERMAL_SENSORS_TEMPERATURE_0_2_0_GTTMMADR[1]", 164},
|
||||
{"VRAM_TEMPERATURE_0_2_0_GTTMMADR", 168},
|
||||
{"reg_PCIESS_rx_bytecount_lsb", 280},
|
||||
{"reg_PCIESS_rx_bytecount_msb", 284},
|
||||
{"reg_PCIESS_tx_bytecount_lsb", 288},
|
||||
{"reg_PCIESS_tx_bytecount_msb", 292},
|
||||
{"reg_PCIESS_rx_pktcount_lsb", 296},
|
||||
{"reg_PCIESS_rx_pktcount_msb", 300},
|
||||
{"reg_PCIESS_tx_pktcount_lsb", 304},
|
||||
{"reg_PCIESS_tx_pktcount_msb", 308},
|
||||
{"MSU_BITMASK", 3688},
|
||||
{"GDDR_TELEM_CAPTURE_TIMESTAMP_UPPER", 372},
|
||||
{"GDDR_TELEM_CAPTURE_TIMESTAMP_LOWER", 368},
|
||||
{"GDDR0_CH0_GT_32B_RD_REQ_UPPER", 380},
|
||||
{"GDDR0_CH0_GT_32B_RD_REQ_LOWER", 376},
|
||||
{"GDDR1_CH0_GT_32B_RD_REQ_UPPER", 540},
|
||||
{"GDDR1_CH0_GT_32B_RD_REQ_LOWER", 536},
|
||||
{"GDDR2_CH0_GT_32B_RD_REQ_UPPER", 700},
|
||||
{"GDDR2_CH0_GT_32B_RD_REQ_LOWER", 696},
|
||||
{"GDDR3_CH0_GT_32B_RD_REQ_UPPER", 860},
|
||||
{"GDDR3_CH0_GT_32B_RD_REQ_LOWER", 856},
|
||||
{"GDDR4_CH0_GT_32B_RD_REQ_UPPER", 1020},
|
||||
{"GDDR4_CH0_GT_32B_RD_REQ_LOWER", 1016},
|
||||
{"GDDR5_CH0_GT_32B_RD_REQ_UPPER", 1180},
|
||||
{"GDDR5_CH0_GT_32B_RD_REQ_LOWER", 1176},
|
||||
{"GDDR6_CH0_GT_32B_RD_REQ_UPPER", 1340},
|
||||
{"GDDR6_CH0_GT_32B_RD_REQ_LOWER", 1336},
|
||||
{"GDDR7_CH0_GT_32B_RD_REQ_UPPER", 1500},
|
||||
{"GDDR7_CH0_GT_32B_RD_REQ_LOWER", 1496},
|
||||
{"GDDR0_CH1_GT_32B_RD_REQ_UPPER", 460},
|
||||
{"GDDR0_CH1_GT_32B_RD_REQ_LOWER", 456},
|
||||
{"GDDR1_CH1_GT_32B_RD_REQ_UPPER", 620},
|
||||
{"GDDR1_CH1_GT_32B_RD_REQ_LOWER", 616},
|
||||
{"GDDR2_CH1_GT_32B_RD_REQ_UPPER", 780},
|
||||
{"GDDR2_CH1_GT_32B_RD_REQ_LOWER", 776},
|
||||
{"GDDR3_CH1_GT_32B_RD_REQ_UPPER", 940},
|
||||
{"GDDR3_CH1_GT_32B_RD_REQ_LOWER", 936},
|
||||
{"GDDR4_CH1_GT_32B_RD_REQ_UPPER", 1100},
|
||||
{"GDDR4_CH1_GT_32B_RD_REQ_LOWER", 1096},
|
||||
{"GDDR5_CH1_GT_32B_RD_REQ_UPPER", 1260},
|
||||
{"GDDR5_CH1_GT_32B_RD_REQ_LOWER", 1256},
|
||||
{"GDDR6_CH1_GT_32B_RD_REQ_UPPER", 1580},
|
||||
{"GDDR6_CH1_GT_32B_RD_REQ_LOWER", 1576},
|
||||
{"GDDR7_CH1_GT_32B_RD_REQ_UPPER", 1420},
|
||||
{"GDDR7_CH1_GT_32B_RD_REQ_LOWER", 1416},
|
||||
{"GDDR0_CH0_GT_32B_WR_REQ_UPPER", 396},
|
||||
{"GDDR0_CH0_GT_32B_WR_REQ_LOWER", 392},
|
||||
{"GDDR1_CH0_GT_32B_WR_REQ_UPPER", 556},
|
||||
{"GDDR1_CH0_GT_32B_WR_REQ_LOWER", 552},
|
||||
{"GDDR2_CH0_GT_32B_WR_REQ_UPPER", 716},
|
||||
{"GDDR2_CH0_GT_32B_WR_REQ_LOWER", 712},
|
||||
{"GDDR3_CH0_GT_32B_WR_REQ_UPPER", 876},
|
||||
{"GDDR3_CH0_GT_32B_WR_REQ_LOWER", 872},
|
||||
{"GDDR4_CH0_GT_32B_WR_REQ_UPPER", 1036},
|
||||
{"GDDR4_CH0_GT_32B_WR_REQ_LOWER", 1032},
|
||||
{"GDDR5_CH0_GT_32B_WR_REQ_UPPER", 1196},
|
||||
{"GDDR5_CH0_GT_32B_WR_REQ_LOWER", 1192},
|
||||
{"GDDR6_CH0_GT_32B_WR_REQ_UPPER", 1356},
|
||||
{"GDDR6_CH0_GT_32B_WR_REQ_LOWER", 1352},
|
||||
{"GDDR7_CH0_GT_32B_WR_REQ_UPPER", 1516},
|
||||
{"GDDR7_CH0_GT_32B_WR_REQ_LOWER", 1512},
|
||||
{"GDDR0_CH1_GT_32B_WR_REQ_UPPER", 476},
|
||||
{"GDDR0_CH1_GT_32B_WR_REQ_LOWER", 472},
|
||||
{"GDDR1_CH1_GT_32B_WR_REQ_UPPER", 636},
|
||||
{"GDDR1_CH1_GT_32B_WR_REQ_LOWER", 632},
|
||||
{"GDDR2_CH1_GT_32B_WR_REQ_UPPER", 796},
|
||||
{"GDDR2_CH1_GT_32B_WR_REQ_LOWER", 792},
|
||||
{"GDDR3_CH1_GT_32B_WR_REQ_UPPER", 956},
|
||||
{"GDDR3_CH1_GT_32B_WR_REQ_LOWER", 952},
|
||||
{"GDDR4_CH1_GT_32B_WR_REQ_UPPER", 1116},
|
||||
{"GDDR4_CH1_GT_32B_WR_REQ_LOWER", 1112},
|
||||
{"GDDR5_CH1_GT_32B_WR_REQ_UPPER", 1276},
|
||||
{"GDDR5_CH1_GT_32B_WR_REQ_LOWER", 1272},
|
||||
{"GDDR6_CH1_GT_32B_WR_REQ_UPPER", 1436},
|
||||
{"GDDR6_CH1_GT_32B_WR_REQ_LOWER", 1432},
|
||||
{"GDDR7_CH1_GT_32B_WR_REQ_UPPER", 1596},
|
||||
{"GDDR7_CH1_GT_32B_WR_REQ_LOWER", 1592},
|
||||
{"GDDR0_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 412},
|
||||
{"GDDR0_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 408},
|
||||
{"GDDR1_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 572},
|
||||
{"GDDR1_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 568},
|
||||
{"GDDR2_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 732},
|
||||
{"GDDR2_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 728},
|
||||
{"GDDR3_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 892},
|
||||
{"GDDR3_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 888},
|
||||
{"GDDR4_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 1052},
|
||||
{"GDDR4_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 1048},
|
||||
{"GDDR5_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 1212},
|
||||
{"GDDR5_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 1208},
|
||||
{"GDDR6_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 1372},
|
||||
{"GDDR6_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 1368},
|
||||
{"GDDR7_CH0_DISPLAYVC0_32B_RD_REQ_UPPER", 1532},
|
||||
{"GDDR7_CH0_DISPLAYVC0_32B_RD_REQ_LOWER", 1528},
|
||||
{"GDDR0_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 492},
|
||||
{"GDDR0_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 488},
|
||||
{"GDDR1_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 652},
|
||||
{"GDDR1_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 648},
|
||||
{"GDDR2_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 812},
|
||||
{"GDDR2_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 808},
|
||||
{"GDDR3_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 972},
|
||||
{"GDDR3_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 968},
|
||||
{"GDDR4_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 1132},
|
||||
{"GDDR4_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 1128},
|
||||
{"GDDR5_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 1292},
|
||||
{"GDDR5_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 1288},
|
||||
{"GDDR6_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 1452},
|
||||
{"GDDR6_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 1448},
|
||||
{"GDDR7_CH1_DISPLAYVC0_32B_RD_REQ_UPPER", 1612},
|
||||
{"GDDR7_CH1_DISPLAYVC0_32B_RD_REQ_LOWER", 1608},
|
||||
{"GDDR0_CH0_SOC_32B_RD_REQ_UPPER", 428},
|
||||
{"GDDR0_CH0_SOC_32B_RD_REQ_LOWER", 424},
|
||||
{"GDDR1_CH0_SOC_32B_RD_REQ_UPPER", 588},
|
||||
{"GDDR1_CH0_SOC_32B_RD_REQ_LOWER", 584},
|
||||
{"GDDR2_CH0_SOC_32B_RD_REQ_UPPER", 748},
|
||||
{"GDDR2_CH0_SOC_32B_RD_REQ_LOWER", 744},
|
||||
{"GDDR3_CH0_SOC_32B_RD_REQ_UPPER", 908},
|
||||
{"GDDR3_CH0_SOC_32B_RD_REQ_LOWER", 904},
|
||||
{"GDDR4_CH0_SOC_32B_RD_REQ_UPPER", 1068},
|
||||
{"GDDR4_CH0_SOC_32B_RD_REQ_LOWER", 1064},
|
||||
{"GDDR5_CH0_SOC_32B_RD_REQ_UPPER", 1228},
|
||||
{"GDDR5_CH0_SOC_32B_RD_REQ_LOWER", 1224},
|
||||
{"GDDR6_CH0_SOC_32B_RD_REQ_UPPER", 1388},
|
||||
{"GDDR6_CH0_SOC_32B_RD_REQ_LOWER", 1384},
|
||||
{"GDDR7_CH0_SOC_32B_RD_REQ_UPPER", 1548},
|
||||
{"GDDR7_CH0_SOC_32B_RD_REQ_LOWER", 1544},
|
||||
{"GDDR0_CH1_SOC_32B_RD_REQ_UPPER", 508},
|
||||
{"GDDR0_CH1_SOC_32B_RD_REQ_LOWER", 504},
|
||||
{"GDDR1_CH1_SOC_32B_RD_REQ_UPPER", 668},
|
||||
{"GDDR1_CH1_SOC_32B_RD_REQ_LOWER", 664},
|
||||
{"GDDR2_CH1_SOC_32B_RD_REQ_UPPER", 828},
|
||||
{"GDDR2_CH1_SOC_32B_RD_REQ_LOWER", 824},
|
||||
{"GDDR3_CH1_SOC_32B_RD_REQ_UPPER", 988},
|
||||
{"GDDR3_CH1_SOC_32B_RD_REQ_LOWER", 984},
|
||||
{"GDDR4_CH1_SOC_32B_RD_REQ_UPPER", 1148},
|
||||
{"GDDR4_CH1_SOC_32B_RD_REQ_LOWER", 1144},
|
||||
{"GDDR5_CH1_SOC_32B_RD_REQ_UPPER", 1308},
|
||||
{"GDDR5_CH1_SOC_32B_RD_REQ_LOWER", 1304},
|
||||
{"GDDR6_CH1_SOC_32B_RD_REQ_UPPER", 1468},
|
||||
{"GDDR6_CH1_SOC_32B_RD_REQ_LOWER", 1464},
|
||||
{"GDDR7_CH1_SOC_32B_RD_REQ_UPPER", 1628},
|
||||
{"GDDR7_CH1_SOC_32B_RD_REQ_LOWER", 1624},
|
||||
{"GDDR0_CH0_SOC_32B_WR_REQ_UPPER", 444},
|
||||
{"GDDR0_CH0_SOC_32B_WR_REQ_LOWER", 440},
|
||||
{"GDDR1_CH0_SOC_32B_WR_REQ_UPPER", 604},
|
||||
{"GDDR1_CH0_SOC_32B_WR_REQ_LOWER", 600},
|
||||
{"GDDR2_CH0_SOC_32B_WR_REQ_UPPER", 764},
|
||||
{"GDDR2_CH0_SOC_32B_WR_REQ_LOWER", 760},
|
||||
{"GDDR3_CH0_SOC_32B_WR_REQ_UPPER", 924},
|
||||
{"GDDR3_CH0_SOC_32B_WR_REQ_LOWER", 920},
|
||||
{"GDDR4_CH0_SOC_32B_WR_REQ_UPPER", 1084},
|
||||
{"GDDR4_CH0_SOC_32B_WR_REQ_LOWER", 1080},
|
||||
{"GDDR5_CH0_SOC_32B_WR_REQ_UPPER", 1244},
|
||||
{"GDDR5_CH0_SOC_32B_WR_REQ_LOWER", 1240},
|
||||
{"GDDR6_CH0_SOC_32B_WR_REQ_UPPER", 1404},
|
||||
{"GDDR6_CH0_SOC_32B_WR_REQ_LOWER", 1400},
|
||||
{"GDDR7_CH0_SOC_32B_WR_REQ_UPPER", 1564},
|
||||
{"GDDR7_CH0_SOC_32B_WR_REQ_LOWER", 1560},
|
||||
{"GDDR0_CH1_SOC_32B_WR_REQ_UPPER", 524},
|
||||
{"GDDR0_CH1_SOC_32B_WR_REQ_LOWER", 520},
|
||||
{"GDDR1_CH1_SOC_32B_WR_REQ_UPPER", 684},
|
||||
{"GDDR1_CH1_SOC_32B_WR_REQ_LOWER", 680},
|
||||
{"GDDR2_CH1_SOC_32B_WR_REQ_UPPER", 844},
|
||||
{"GDDR2_CH1_SOC_32B_WR_REQ_LOWER", 840},
|
||||
{"GDDR3_CH1_SOC_32B_WR_REQ_UPPER", 1004},
|
||||
{"GDDR3_CH1_SOC_32B_WR_REQ_LOWER", 1000},
|
||||
{"GDDR4_CH1_SOC_32B_WR_REQ_UPPER", 1164},
|
||||
{"GDDR4_CH1_SOC_32B_WR_REQ_LOWER", 1160},
|
||||
{"GDDR5_CH1_SOC_32B_WR_REQ_UPPER", 1324},
|
||||
{"GDDR5_CH1_SOC_32B_WR_REQ_LOWER", 1320},
|
||||
{"GDDR6_CH1_SOC_32B_WR_REQ_UPPER", 1484},
|
||||
{"GDDR6_CH1_SOC_32B_WR_REQ_LOWER", 1480},
|
||||
{"GDDR7_CH1_SOC_32B_WR_REQ_UPPER", 1644},
|
||||
{"GDDR7_CH1_SOC_32B_WR_REQ_LOWER", 1640},
|
||||
{"GDDR0_CH0_GT_64B_RD_REQ_UPPER", 388},
|
||||
{"GDDR0_CH0_GT_64B_RD_REQ_LOWER", 384},
|
||||
{"GDDR1_CH0_GT_64B_RD_REQ_UPPER", 548},
|
||||
{"GDDR1_CH0_GT_64B_RD_REQ_LOWER", 544},
|
||||
{"GDDR2_CH0_GT_64B_RD_REQ_UPPER", 708},
|
||||
{"GDDR2_CH0_GT_64B_RD_REQ_LOWER", 704},
|
||||
{"GDDR3_CH0_GT_64B_RD_REQ_UPPER", 868},
|
||||
{"GDDR3_CH0_GT_64B_RD_REQ_LOWER", 864},
|
||||
{"GDDR4_CH0_GT_64B_RD_REQ_UPPER", 1028},
|
||||
{"GDDR4_CH0_GT_64B_RD_REQ_LOWER", 1024},
|
||||
{"GDDR5_CH0_GT_64B_RD_REQ_UPPER", 1188},
|
||||
{"GDDR5_CH0_GT_64B_RD_REQ_LOWER", 1184},
|
||||
{"GDDR6_CH0_GT_64B_RD_REQ_UPPER", 1348},
|
||||
{"GDDR6_CH0_GT_64B_RD_REQ_LOWER", 1344},
|
||||
{"GDDR7_CH0_GT_64B_RD_REQ_UPPER", 1508},
|
||||
{"GDDR7_CH0_GT_64B_RD_REQ_LOWER", 1504},
|
||||
{"GDDR0_CH1_GT_64B_RD_REQ_UPPER", 468},
|
||||
{"GDDR0_CH1_GT_64B_RD_REQ_LOWER", 464},
|
||||
{"GDDR1_CH1_GT_64B_RD_REQ_UPPER", 628},
|
||||
{"GDDR1_CH1_GT_64B_RD_REQ_LOWER", 624},
|
||||
{"GDDR2_CH1_GT_64B_RD_REQ_UPPER", 788},
|
||||
{"GDDR2_CH1_GT_64B_RD_REQ_LOWER", 784},
|
||||
{"GDDR3_CH1_GT_64B_RD_REQ_UPPER", 948},
|
||||
{"GDDR3_CH1_GT_64B_RD_REQ_LOWER", 944},
|
||||
{"GDDR4_CH1_GT_64B_RD_REQ_UPPER", 1108},
|
||||
{"GDDR4_CH1_GT_64B_RD_REQ_LOWER", 1104},
|
||||
{"GDDR5_CH1_GT_64B_RD_REQ_UPPER", 1268},
|
||||
{"GDDR5_CH1_GT_64B_RD_REQ_LOWER", 1264},
|
||||
{"GDDR6_CH1_GT_64B_RD_REQ_UPPER", 1428},
|
||||
{"GDDR6_CH1_GT_64B_RD_REQ_LOWER", 1424},
|
||||
{"GDDR7_CH1_GT_64B_RD_REQ_UPPER", 1588},
|
||||
{"GDDR7_CH1_GT_64B_RD_REQ_LOWER", 1584},
|
||||
{"GDDR0_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 420},
|
||||
{"GDDR0_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 416},
|
||||
{"GDDR1_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 580},
|
||||
{"GDDR1_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 576},
|
||||
{"GDDR2_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 740},
|
||||
{"GDDR2_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 736},
|
||||
{"GDDR3_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 900},
|
||||
{"GDDR3_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 896},
|
||||
{"GDDR4_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 1060},
|
||||
{"GDDR4_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 1056},
|
||||
{"GDDR5_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 1220},
|
||||
{"GDDR5_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 1216},
|
||||
{"GDDR6_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 1380},
|
||||
{"GDDR6_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 1376},
|
||||
{"GDDR7_CH0_DISPLAYVC0_64B_RD_REQ_UPPER", 1540},
|
||||
{"GDDR7_CH0_DISPLAYVC0_64B_RD_REQ_LOWER", 1536},
|
||||
{"GDDR0_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 500},
|
||||
{"GDDR0_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 496},
|
||||
{"GDDR1_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 660},
|
||||
{"GDDR1_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 656},
|
||||
{"GDDR2_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 820},
|
||||
{"GDDR2_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 816},
|
||||
{"GDDR3_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 980},
|
||||
{"GDDR3_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 976},
|
||||
{"GDDR4_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 1140},
|
||||
{"GDDR4_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 1136},
|
||||
{"GDDR5_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 1300},
|
||||
{"GDDR5_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 1296},
|
||||
{"GDDR6_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 1460},
|
||||
{"GDDR6_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 1456},
|
||||
{"GDDR7_CH1_DISPLAYVC0_64B_RD_REQ_UPPER", 1620},
|
||||
{"GDDR7_CH1_DISPLAYVC0_64B_RD_REQ_LOWER", 1616},
|
||||
{"GDDR0_CH0_SOC_64B_RD_REQ_UPPER", 436},
|
||||
{"GDDR0_CH0_SOC_64B_RD_REQ_LOWER", 432},
|
||||
{"GDDR1_CH0_SOC_64B_RD_REQ_UPPER", 596},
|
||||
{"GDDR1_CH0_SOC_64B_RD_REQ_LOWER", 592},
|
||||
{"GDDR2_CH0_SOC_64B_RD_REQ_UPPER", 756},
|
||||
{"GDDR2_CH0_SOC_64B_RD_REQ_LOWER", 752},
|
||||
{"GDDR3_CH0_SOC_64B_RD_REQ_UPPER", 916},
|
||||
{"GDDR3_CH0_SOC_64B_RD_REQ_LOWER", 912},
|
||||
{"GDDR4_CH0_SOC_64B_RD_REQ_UPPER", 1076},
|
||||
{"GDDR4_CH0_SOC_64B_RD_REQ_LOWER", 1072},
|
||||
{"GDDR5_CH0_SOC_64B_RD_REQ_UPPER", 1236},
|
||||
{"GDDR5_CH0_SOC_64B_RD_REQ_LOWER", 1232},
|
||||
{"GDDR6_CH0_SOC_64B_RD_REQ_UPPER", 1396},
|
||||
{"GDDR6_CH0_SOC_64B_RD_REQ_LOWER", 1392},
|
||||
{"GDDR7_CH0_SOC_64B_RD_REQ_UPPER", 1556},
|
||||
{"GDDR7_CH0_SOC_64B_RD_REQ_LOWER", 1552},
|
||||
{"GDDR0_CH1_SOC_64B_RD_REQ_UPPER", 516},
|
||||
{"GDDR0_CH1_SOC_64B_RD_REQ_LOWER", 512},
|
||||
{"GDDR1_CH1_SOC_64B_RD_REQ_UPPER", 676},
|
||||
{"GDDR1_CH1_SOC_64B_RD_REQ_LOWER", 672},
|
||||
{"GDDR2_CH1_SOC_64B_RD_REQ_UPPER", 836},
|
||||
{"GDDR2_CH1_SOC_64B_RD_REQ_LOWER", 832},
|
||||
{"GDDR3_CH1_SOC_64B_RD_REQ_UPPER", 996},
|
||||
{"GDDR3_CH1_SOC_64B_RD_REQ_LOWER", 992},
|
||||
{"GDDR4_CH1_SOC_64B_RD_REQ_UPPER", 1156},
|
||||
{"GDDR4_CH1_SOC_64B_RD_REQ_LOWER", 1152},
|
||||
{"GDDR5_CH1_SOC_64B_RD_REQ_UPPER", 1316},
|
||||
{"GDDR5_CH1_SOC_64B_RD_REQ_LOWER", 1312},
|
||||
{"GDDR6_CH1_SOC_64B_RD_REQ_UPPER", 1476},
|
||||
{"GDDR6_CH1_SOC_64B_RD_REQ_LOWER", 1472},
|
||||
{"GDDR7_CH1_SOC_64B_RD_REQ_UPPER", 1636},
|
||||
{"GDDR7_CH1_SOC_64B_RD_REQ_LOWER", 1632},
|
||||
{"GDDR0_CH0_SOC_64B_WR_REQ_UPPER", 452},
|
||||
{"GDDR0_CH0_SOC_64B_WR_REQ_LOWER", 448},
|
||||
{"GDDR1_CH0_SOC_64B_WR_REQ_UPPER", 612},
|
||||
{"GDDR1_CH0_SOC_64B_WR_REQ_LOWER", 608},
|
||||
{"GDDR2_CH0_SOC_64B_WR_REQ_UPPER", 772},
|
||||
{"GDDR2_CH0_SOC_64B_WR_REQ_LOWER", 768},
|
||||
{"GDDR3_CH0_SOC_64B_WR_REQ_UPPER", 932},
|
||||
{"GDDR3_CH0_SOC_64B_WR_REQ_LOWER", 928},
|
||||
{"GDDR4_CH0_SOC_64B_WR_REQ_UPPER", 1092},
|
||||
{"GDDR4_CH0_SOC_64B_WR_REQ_LOWER", 1088},
|
||||
{"GDDR5_CH0_SOC_64B_WR_REQ_UPPER", 1252},
|
||||
{"GDDR5_CH0_SOC_64B_WR_REQ_LOWER", 1248},
|
||||
{"GDDR6_CH0_SOC_64B_WR_REQ_UPPER", 1412},
|
||||
{"GDDR6_CH0_SOC_64B_WR_REQ_LOWER", 1408},
|
||||
{"GDDR7_CH0_SOC_64B_WR_REQ_UPPER", 1572},
|
||||
{"GDDR7_CH0_SOC_64B_WR_REQ_LOWER", 1568},
|
||||
{"GDDR0_CH1_SOC_64B_WR_REQ_UPPER", 532},
|
||||
{"GDDR0_CH1_SOC_64B_WR_REQ_LOWER", 528},
|
||||
{"GDDR1_CH1_SOC_64B_WR_REQ_UPPER", 692},
|
||||
{"GDDR1_CH1_SOC_64B_WR_REQ_LOWER", 688},
|
||||
{"GDDR2_CH1_SOC_64B_WR_REQ_UPPER", 852},
|
||||
{"GDDR2_CH1_SOC_64B_WR_REQ_LOWER", 848},
|
||||
{"GDDR3_CH1_SOC_64B_WR_REQ_UPPER", 1012},
|
||||
{"GDDR3_CH1_SOC_64B_WR_REQ_LOWER", 1008},
|
||||
{"GDDR4_CH1_SOC_64B_WR_REQ_UPPER", 1172},
|
||||
{"GDDR4_CH1_SOC_64B_WR_REQ_LOWER", 1168},
|
||||
{"GDDR5_CH1_SOC_64B_WR_REQ_UPPER", 1332},
|
||||
{"GDDR5_CH1_SOC_64B_WR_REQ_LOWER", 1328},
|
||||
{"GDDR6_CH1_SOC_64B_WR_REQ_UPPER", 1492},
|
||||
{"GDDR6_CH1_SOC_64B_WR_REQ_LOWER", 1488},
|
||||
{"GDDR7_CH1_SOC_64B_WR_REQ_UPPER", 1652},
|
||||
{"GDDR7_CH1_SOC_64B_WR_REQ_LOWER", 1648},
|
||||
{"GDDR0_CH0_GT_64B_WR_REQ_UPPER", 404},
|
||||
{"GDDR0_CH0_GT_64B_WR_REQ_LOWER", 400},
|
||||
{"GDDR1_CH0_GT_64B_WR_REQ_UPPER", 564},
|
||||
{"GDDR1_CH0_GT_64B_WR_REQ_LOWER", 560},
|
||||
{"GDDR2_CH0_GT_64B_WR_REQ_UPPER", 724},
|
||||
{"GDDR2_CH0_GT_64B_WR_REQ_LOWER", 720},
|
||||
{"GDDR3_CH0_GT_64B_WR_REQ_UPPER", 884},
|
||||
{"GDDR3_CH0_GT_64B_WR_REQ_LOWER", 880},
|
||||
{"GDDR4_CH0_GT_64B_WR_REQ_UPPER", 1044},
|
||||
{"GDDR4_CH0_GT_64B_WR_REQ_LOWER", 1040},
|
||||
{"GDDR5_CH0_GT_64B_WR_REQ_UPPER", 1204},
|
||||
{"GDDR5_CH0_GT_64B_WR_REQ_LOWER", 1200},
|
||||
{"GDDR6_CH0_GT_64B_WR_REQ_UPPER", 1364},
|
||||
{"GDDR6_CH0_GT_64B_WR_REQ_LOWER", 1360},
|
||||
{"GDDR7_CH0_GT_64B_WR_REQ_UPPER", 1524},
|
||||
{"GDDR7_CH0_GT_64B_WR_REQ_LOWER", 1520},
|
||||
{"GDDR0_CH1_GT_64B_WR_REQ_UPPER", 484},
|
||||
{"GDDR0_CH1_GT_64B_WR_REQ_LOWER", 480},
|
||||
{"GDDR1_CH1_GT_64B_WR_REQ_UPPER", 644},
|
||||
{"GDDR1_CH1_GT_64B_WR_REQ_LOWER", 640},
|
||||
{"GDDR2_CH1_GT_64B_WR_REQ_UPPER", 804},
|
||||
{"GDDR2_CH1_GT_64B_WR_REQ_LOWER", 800},
|
||||
{"GDDR3_CH1_GT_64B_WR_REQ_UPPER", 964},
|
||||
{"GDDR3_CH1_GT_64B_WR_REQ_LOWER", 960},
|
||||
{"GDDR4_CH1_GT_64B_WR_REQ_UPPER", 1124},
|
||||
{"GDDR4_CH1_GT_64B_WR_REQ_LOWER", 1120},
|
||||
{"GDDR5_CH1_GT_64B_WR_REQ_UPPER", 1284},
|
||||
{"GDDR5_CH1_GT_64B_WR_REQ_LOWER", 1280},
|
||||
{"GDDR6_CH1_GT_64B_WR_REQ_UPPER", 1444},
|
||||
{"GDDR6_CH1_GT_64B_WR_REQ_LOWER", 1440},
|
||||
{"GDDR7_CH1_GT_64B_WR_REQ_UPPER", 1604},
|
||||
{"GDDR7_CH1_GT_64B_WR_REQ_LOWER", 1600}}}};
|
||||
|
||||
template <>
|
||||
const std::map<std::string, std::map<std::string, uint64_t>> *SysmanProductHelperHw<gfxProduct>::getGuidToKeyOffsetMap() {
|
||||
|
||||
Reference in New Issue
Block a user