mirror of
https://github.com/intel/compute-runtime.git
synced 2025-12-30 01:35:20 +08:00
Do not apply L0 debugger WA (Disable L3 cache) for highest DG2 steppings
Related-To: NEO-6320 Signed-off-by: Igor Venevtsev <igor.venevtsev@intel.com>
This commit is contained in:
committed by
Compute-Runtime-Automation
parent
03366f11d2
commit
d9aae805c7
@@ -1,5 +1,5 @@
|
||||
/*
|
||||
* Copyright (C) 2018-2021 Intel Corporation
|
||||
* Copyright (C) 2018-2022 Intel Corporation
|
||||
*
|
||||
* SPDX-License-Identifier: MIT
|
||||
*
|
||||
@@ -151,7 +151,7 @@ class HwHelper {
|
||||
virtual uint64_t getMaxMemAllocSize() const = 0;
|
||||
virtual bool isStatelesToStatefullWithOffsetSupported() const = 0;
|
||||
virtual void encodeBufferSurfaceState(EncodeSurfaceStateArgs &args) = 0;
|
||||
virtual bool disableL3CacheForDebug() const = 0;
|
||||
virtual bool disableL3CacheForDebug(const HardwareInfo &hwInfo) const = 0;
|
||||
virtual bool isRevisionSpecificBinaryBuiltinRequired() const = 0;
|
||||
virtual bool forceNonGpuCoherencyWA(bool requiresCoherency) const = 0;
|
||||
|
||||
@@ -387,7 +387,7 @@ class HwHelperHw : public HwHelper {
|
||||
uint64_t getMaxMemAllocSize() const override;
|
||||
bool isStatelesToStatefullWithOffsetSupported() const override;
|
||||
void encodeBufferSurfaceState(EncodeSurfaceStateArgs &args) override;
|
||||
bool disableL3CacheForDebug() const override;
|
||||
bool disableL3CacheForDebug(const HardwareInfo &hwInfo) const override;
|
||||
bool isRevisionSpecificBinaryBuiltinRequired() const override;
|
||||
bool forceNonGpuCoherencyWA(bool requiresCoherency) const override;
|
||||
|
||||
|
||||
Reference in New Issue
Block a user