intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-21 09:14:47 +08:00
Code Issues Packages Projects Releases Wiki Activity

Add isAdditionalCapabilityCoherencyFlagSettingRequired ULT helper function

Browse Source 
Signed-off-by: Rafal Maziejuk <rafal.maziejuk@intel.com>
This commit is contained in:
Rafal Maziejuk
2021-09-22 11:57:47 +00:00
committed by Compute-Runtime-Automation
parent dc8b92d8a6
commit eae4596a9c
4 changed files with 9 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
opencl/test/unit_test/gen12lp/CMakeLists.txt
View File

@@ -29,7 +29,7 @@ if(TESTS_GEN12LP)
${CMAKE_CURRENT_SOURCE_DIR}/profiling_tests_gen12lp.inl
${CMAKE_CURRENT_SOURCE_DIR}/sampler_tests_gen12lp.inl
${CMAKE_CURRENT_SOURCE_DIR}/scheduler_source_tests_gen12lp.inl
${CMAKE_CURRENT_SOURCE_DIR}${BRANCH_DIR_SUFFIX}special_ult_helper_gen12lp.cpp
${CMAKE_CURRENT_SOURCE_DIR}/special_ult_helper_gen12lp.cpp
${CMAKE_CURRENT_SOURCE_DIR}/special_ult_helper_gen12lp.h
${CMAKE_CURRENT_SOURCE_DIR}/tbx_command_stream_receiver_tests_gen12lp.inl
${CMAKE_CURRENT_SOURCE_DIR}/test_device_caps_gen12lp.inl

2
opencl/test/unit_test/gen12lp/hw_helper_tests_gen12lp.inl
View File

@@ -50,7 +50,7 @@ GEN12LPTEST_F(HwHelperTestGen12Lp, givenGen12LpSkuWhenGettingCapabilityCoherency
return;
}
if (hardwareInfo.platform.eProductFamily == IGFX_TIGERLAKE_LP) {
if (SpecialUltHelperGen12lp::isAdditionalCapabilityCoherencyFlagSettingRequired(hardwareInfo.platform.eProductFamily)) {
hardwareInfo.platform.usRevId = hwInfoConfig.getHwRevIdFromStepping(REVISION_A1, hardwareInfo);
helper.setCapabilityCoherencyFlag(&hardwareInfo, coherency);
EXPECT_TRUE(coherency);

10
opencl/test/unit_test/gen12lp/special_ult_helper_gen12lp.cpp
View File

@@ -7,8 +7,6 @@
#include "opencl/test/unit_test/gen12lp/special_ult_helper_gen12lp.h"
#include "shared/source/helpers/hw_info.h"
#include "test.h"
namespace NEO {
@@ -21,12 +19,12 @@ bool SpecialUltHelperGen12lp::additionalCoherencyCheck(PRODUCT_FAMILY productFam
return false;
}
bool SpecialUltHelperGen12lp::shouldPerformimagePitchAlignment(PRODUCT_FAMILY productFamily) {
return productFamily == PRODUCT_FAMILY::IGFX_TIGERLAKE_LP || productFamily == PRODUCT_FAMILY::IGFX_DG1;
bool SpecialUltHelperGen12lp::isAdditionalCapabilityCoherencyFlagSettingRequired(PRODUCT_FAMILY productFamily) {
return productFamily == IGFX_TIGERLAKE_LP;
}
bool SpecialUltHelperGen12lp::shouldTestDefaultImplementationOfSetupHardwareCapabilities(PRODUCT_FAMILY productFamily) {
return false;
bool SpecialUltHelperGen12lp::shouldPerformimagePitchAlignment(PRODUCT_FAMILY productFamily) {
return productFamily == IGFX_TIGERLAKE_LP || productFamily == IGFX_DG1;
}
bool SpecialUltHelperGen12lp::isPipeControlWArequired(PRODUCT_FAMILY productFamily) {

8
opencl/test/unit_test/gen12lp/special_ult_helper_gen12lp.h
View File

@@ -1,5 +1,5 @@
/*
* Copyright (C) 2019-2020 Intel Corporation
* Copyright (C) 2019-2021 Intel Corporation
*
* SPDX-License-Identifier: MIT
*
@@ -9,15 +9,13 @@
#include "igfxfmid.h"
#include <cstddef>
namespace NEO {
struct HardwareInfo;
struct SpecialUltHelperGen12lp {
static bool additionalCoherencyCheck(PRODUCT_FAMILY productFamily, bool coherency);
static bool isAdditionalCapabilityCoherencyFlagSettingRequired(PRODUCT_FAMILY productFamily);
static bool shouldPerformimagePitchAlignment(PRODUCT_FAMILY productFamily);
static bool shouldTestDefaultImplementationOfSetupHardwareCapabilities(PRODUCT_FAMILY productFamily);
static bool isPipeControlWArequired(PRODUCT_FAMILY productFamily);
};
} // namespace NEO