intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-25 13:33:02 +08:00
Code Issues Packages Projects Releases Wiki Activity

Move SBA related WAs logic from CSR to EncodeWA

Browse Source 
Signed-off-by: Krzysztof Gibala <krzysztof.gibala@intel.com>
This commit is contained in:
Krzysztof Gibala
2022-03-18 11:06:51 +00:00
committed by Compute-Runtime-Automation
parent 52da8f7260
commit ebc006ad53
24 changed files with 117 additions and 54 deletions
Download Patch File Download Diff File Expand all files Collapse all files

27
shared/source/command_container/command_encoder_tgllp_and_later.inl Normal file
View File

@@ -0,0 +1,27 @@
/*
* Copyright (C) 2020-2022 Intel Corporation
*
* SPDX-License-Identifier: MIT
*
*/
#pragma once
#include "shared/source/command_container/command_encoder.h"
#include "shared/source/command_stream/linear_stream.h"
#include "shared/source/helpers/hw_helper.h"
#include "shared/source/helpers/pipe_control_args.h"
namespace NEO {
template <>
void EncodeWA<Family>::addPipeControlBeforeStateBaseAddress(LinearStream &commandStream,
const HardwareInfo &hwInfo, bool isRcs) {
PipeControlArgs args;
args.dcFlushEnable = MemorySynchronizationCommands<Family>::getDcFlushEnable(true, hwInfo);
args.textureCacheInvalidationEnable = true;
args.hdcPipelineFlush = true;
NEO::EncodeWA<Family>::addPipeControlPriorToNonPipelinedStateCommand(commandStream, args, hwInfo, isRcs);
}
} // namespace NEO