intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-26 23:33:20 +08:00
Code Issues Packages Projects Releases Wiki Activity
6,069 Commits 42 Branches 655 Tags
0f31b5cc8bb733aa025fceca9034abf13f974083
Commit Graph

648 Commits

Author SHA1 Message Date
Pranav Tendulkar
1d74871f85 increase the debug surface size to accomodate all threads 
maximum number of threads have changed and the debug surface size
changed accordindly.

Related-To: NEO-5203

Change-Id: I53626f9fb1062f8dc4e0437db80a343b148b7701
Signed-off-by: Pranav Tendulkar <pranav.tendulkar@intel.com>
 2020-10-22 13:19:57 +02:00
Filip Hazubski
0738ad5a82 Add ClHwHelper 
Related-To: NEO-3964

Change-Id: Ib2660e8f7d92fc970172517b3e2ddfd607e09ec1
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-10-22 13:03:07 +02:00
Mateusz Hoppe
63d5c2b42a Assign INTERNAL_FRONT_WINDOW heap for DebugModuleArea allocation 
Related-To: NEO-4550

Change-Id: Ic3209a5777245f0d1c6231cb0ce22d5327372a65
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-10-22 11:48:37 +02:00
Piotr Zdunowski
4c2d92890f Opensource ADLS. 
Resolves: NEO-5092

Change-Id: I544247a057a667ce6423f2e59ba4ca769e866479
Signed-off-by: Piotr Zdunowski <piotr.zdunowski@intel.com>
 2020-10-21 19:07:38 +02:00
Lukasz Jobczyk
5205d34894 Create multi graphics allocations with bo mmap 
Change-Id: I97e3e3ddc8ae0f5a8ad9246befc9b2abc9c8c0f8
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-21 17:30:32 +02:00
Kamil Kopryk
914ace6165 Add blitter support for read/write images OpenCL 
Change-Id: I5a74bcbdc5a5d7c20f55ee3c59839077649778c4
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
Related-To: NEO-4692
 2020-10-21 16:55:38 +02:00
Bartosz Dunajski
4d4f73580b Update max blit width 
Change-Id: I94fcc325bc9838182458973afb411dece80f57f7
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-10-21 16:39:56 +02:00
Maciej Plewka
b539b5a3ec Enable copy engine in platforms which supports bcs 
Releated-To: NEO-4870

Change-Id: I3ef4c91c2bf210d5e6f59df0e8bd347aa867cbe5
Signed-off-by: Maciej Plewka <maciej.plewka@intel.com>
 2020-10-21 15:27:15 +02:00
Bartosz Dunajski
1926ef8319 is_simt_thread token support 
Change-Id: I8cee6ff26229f0f492ba0d1e5e61d6e46e0c2486
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-10-21 14:14:43 +02:00
Michal Mrozek
a06369230c Add debug variable to control media vfe state dss settings. 
Change-Id: I7668bd50c81cc9971315e6a635d64a838465b986
Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2020-10-21 13:49:39 +02:00
Mateusz Hoppe
19d3fa73bd Rename flag to use32BitFrontWindow 
Change-Id: I3ecffcce2586f7164577edd3ae4d473ac68a3185
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-10-21 12:38:33 +02:00
Zbigniew Zdanowicz
27c281a044 Fix start and dispatch blitter commands in direct mode 
Related-To: NEO-5010

Change-Id: I3d03ef39325adb2beba26a989906381f5eccc4ff
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-10-20 14:12:22 +02:00
Slawomir Milczarek
5d9467b753 Make the EnableVaLibCalls debug key tri-state (-1/0/1) 
Related-To: NEO-5110

Change-Id: I56b709e266a091fca68b55ff136690d673773734
Signed-off-by: Slawomir Milczarek <slawomir.milczarek@intel.com>
 2020-10-20 13:58:46 +02:00
Michal Mrozek
7e45c396a2 Fix profiling in copy engine scenarios. 
- We need to wait till completion prior to obtaining timestamps.

Change-Id: I1320c9d44e8c1a2c2125cbd332296de1df28491b
Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2020-10-20 10:25:40 +02:00
Pawel Wilma
7f8b0c5b3f Global l3 invaldate for blitter engine 
Related-To: NEO-5175

Change-Id: I88b3c9333398c91a7dd799f5e52cfd9182316960
Signed-off-by: Pawel Wilma <pawel.wilma@intel.com>
 2020-10-19 16:40:03 +02:00
Filip Hazubski
ca5f34133b Move aub and tbx code to shared 
Related-To: NEO-3964

Change-Id: Ice978e582721498d7496f989767ce7d6f5f4caf4
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-10-19 16:04:47 +02:00
Lukasz Jobczyk
c2c2bc3f82 Reset tag allocators in CSR destructor 
Change-Id: I178ece2b5d79c2bd38b8ba5b1c715bd3730b715e
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-19 11:57:25 +02:00
Mateusz Jablonski
7c086c9fb4 Use StackVec instead of std::vector in ClDeviceVector 
Related-To: NEO-5001
Change-Id: Icab72b5be9f32abf10efd93614768b256aa2ac2c
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2020-10-16 17:51:40 +02:00
Kamil Kopryk
8e44038f9a Revert "Add blitter support for read/write image OpenCL" 
This reverts commit cc6d6968dd.

Change-Id: I2696f05c5d1e3959f60239ca49483b00ad1b36ec
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
 2020-10-16 15:59:58 +02:00
Lukasz Jobczyk
3e762b25c0 Split buffer object validation and early pinning 
Change-Id: If1b136807dc8593179ce743c8e0187ee80c3e95f
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-16 14:13:33 +02:00
Lukasz Jobczyk
6b0e12ed94 Return error code from BufferObject::bind 
Change-Id: I12df63a651c8b0aa0a0b296ae0c8732ddf789a98
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-16 13:05:52 +02:00
Lukasz Jobczyk
574cd634b9 Refactor bo pinning 
Change-Id: I451fa5225096829ea7131d159eb59f906817b2cd
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-16 12:55:57 +02:00
Filip Hazubski
d27374b468 Move aub related files to aub directory 
Additionally remove dependencies on opencl code from aub and tbx code.

Related-To: NEO-3964

Change-Id: Ie81b7d274e2f22b6090df0e07c45123618af5cae
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-10-16 12:05:58 +02:00
Kamil Kopryk
cc6d6968dd Add blitter support for read/write image OpenCL 
Change-Id: I5d8bf0590899751f1f562fd55e44b0ed36ca6110
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
Related-To: NEO-4692
 2020-10-16 11:59:03 +02:00
Mateusz Hoppe
4623cb3f85 Create module debug area allocation 
Related-To: NEO-4550

Change-Id: I1aa151134cb51a7d4f578de3b08cdd51aefc58f2
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-10-16 11:21:39 +02:00
Filip Hazubski
60bfcbd69f Move populateFactoryTable() to shared 
Related-To: NEO-3964

Change-Id: I9da0395265dc164deda219d5390dd9540e04f9aa
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-10-16 11:07:38 +02:00
Filip Hazubski
34176a8ea9 Correct formatting 
Change-Id: I592986cb67099136a75d12ad3bc9729c7f85738b
Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2020-10-16 10:46:26 +02:00
Jaime Arteaga
6614698997 Add multi-device support to events 
Change-Id: I544d2409fa5ad7c2b64f7bfd081469e80d4f9c73
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
 2020-10-15 12:54:51 -07:00
Artur Harasimiuk
51c25adc85 fix single-sku builds 
Change-Id: Ib1aef5f27148203b808ffb698878c89a410193c4
Signed-off-by: Artur Harasimiuk <artur.harasimiuk@intel.com>
 2020-10-15 19:45:56 +02:00
Mateusz Hoppe
067ae67954 Introduce FRONT_WINDOW heaps inside INTERNAL heaps 
Related-To: NEO-4550

Change-Id: I1979afb20881bcad7999af3ac5fd4f407b85ccc7
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-10-15 17:18:31 +02:00
Mateusz Jablonski
97154f7f98 Use ProgramInfo instead of Program in sip kernel 
Related-To: NEO-5001
Change-Id: I58eda3ecc52fe1215ea8bbc35f97eea3a9d848e0
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2020-10-15 16:41:18 +02:00
Lukasz Jobczyk
2d781e5934 Add missing USM host allocation flag 
Change-Id: I5658d5574fd522cff072adcc679f04805daabf12
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-15 12:12:55 +02:00
Mateusz Jablonski
fd492f28b0 Correct useSystemMemoryPlacementForISA 
Related-To: NEO-5156
Change-Id: Iee6df3e06eea5707b3b6cb45ac50e9880ee4dfb4
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2020-10-15 10:22:30 +02:00
Maciej Dziuban
21988a81e1 Enhance debug flag for post blit commands 
Change-Id: Ia5dccd083d84ab1b7a1e772f7fd1d5344aa3c6b1
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2020-10-15 09:46:22 +02:00
Lukasz Jobczyk
f825364770 Unprotect memory after migration to CPU 
Change-Id: I280296422ec30583752a0b62c7c1c8777aa84c32
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-14 11:14:32 +02:00
Lukasz Jobczyk
e34ba2a233 Create internal BOs with mmap by default 
Change-Id: I34f79ae2e44cf087c3fe4ec6ab673e04db04e65e
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-14 10:37:36 +02:00
Lukasz Jobczyk
d7df1ee5dd Rename createAllocWithAlignment parameter 
Change-Id: If1b43f3fada0f85323d67ff6b43a6165d5b578ca
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-13 15:47:58 +02:00
Lukasz Jobczyk
8892ee3f1f Align mmaped bo address properly 
Change-Id: I010f6619821ad715bb6f0e9640be19943a45abd8
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-13 14:11:08 +02:00
Slawomir Milczarek
eb8f5fa301 Get CL Device Name with device ID appended at the end 
Related-To: NEO-4744

Change-Id: I8a9a791a634f9c0c444695036d96e3c959c90de0
Signed-off-by: Slawomir Milczarek <slawomir.milczarek@intel.com>
 2020-10-13 14:00:33 +02:00
Michal Mrozek
324150dd37 Do not track Kernel ISA as new resources. 
Change-Id: Ib112952071b76ba471d046c13c556422c415ba96
Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2020-10-13 13:34:35 +02:00
Pawel Wilma
0c3d430f50 W/A for disabling RCC RHWO for compressed media surfaces on gen12lp 
Whenever media compressed surface is used, the RCC Read-Hit-Write optimization
disable bit (14) has to be set in Common Slice Chicken1 register (7010h).

Related-To: NEO-4982

Change-Id: I71b91b52692252459da05b737838eb4854575974
Signed-off-by: Pawel Wilma <pawel.wilma@intel.com>
 2020-10-13 11:52:15 +02:00
Zbigniew Zdanowicz
ca023fa532 Fix L3 and Math programming 
Change-Id: I4ffd729beeed95b0806dd284665c72fb424b0ffc
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2020-10-13 11:41:38 +02:00
Mateusz Jablonski
b77f9bf8d1 Remove Program::setDevice 
device should be passed to constructor

Related-To: NEO-5001
Change-Id: If4c64ec405bdd3beaccc7c09644e22fc98a02249
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2020-10-12 20:22:45 +02:00
Spruit, Neil R
976dad2e17 Updated BaseSurfaceStateAddressAlignment to PageSize to handle Block R/W in L0 
- Block R/W in kernels requires a minimum of 16B alignment/OWORD
alignment to properly work without data corruption.
- Level Zero currently writes Base Surface State addresses alignment to
4B vs OpenCL writes Base Surface State addresses aligned to PageSize for
4KB.
- Added a function in encode buffer to verify that at a minimum the size
being encoded has the minumum alignment of 4B which is supported, but
will not support Block R/W

Change-Id: I6486c2cbbb0008834c779bf54918388d79c193bb
Signed-off-by: Spruit, Neil R <neil.r.spruit@intel.com>
 2020-10-12 19:14:25 +02:00
Bartosz Dunajski
27f9a95af2 Refactor: Common helper for Blit and CPU memory transfers 
Change-Id: Icc61f82517e75e3066e441494af3bf9a7ffbbeef
Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2020-10-12 18:29:42 +02:00
Lukasz Jobczyk
99f0d2b1db Add debug flag for BO mmap creation 
Change-Id: I1b0dc8b9328bf3aab64ceeaf9f1c5aeb4199eb08
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-12 12:36:28 +02:00
Kamil Diedrich
9e463ab45f Track all ssh in cmdList 
Change-Id: Ibffb7b7b406e5e17d4ffb971fd0789557c879367
 2020-10-12 12:12:12 +02:00
Maciej Dziuban
38ca6e9862 Disable L1 for Gen12lp 
Change-Id: I3b0ec2a6ea9a3bb72507ff66d314bfb1ad7a6a81
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
 2020-10-12 11:18:55 +02:00
Mateusz Hoppe
0e935b0e10 Add allowCapture flag to BufferObject 
Related-To: NEO-5026

Change-Id: I69a9f270272a13fccdd1d8dd8b13ad03ef93cb79
Signed-off-by: Mateusz Hoppe <mateusz.hoppe@intel.com>
 2020-10-09 17:04:43 +02:00
Lukasz Jobczyk
a939c89d91 Create internal BOs with map offset 
Resolves: NEO-5097

Change-Id: I842f3d482420373cc630d5bfc034e229fa2cb30c
Signed-off-by: Lukasz Jobczyk <lukasz.jobczyk@intel.com>
 2020-10-09 16:38:03 +02:00