intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2026-01-19 15:12:00 +08:00
Code Issues Packages Projects Releases Wiki Activity
16,660 Commits 43 Branches 657 Tags
f59cd6194970ea6f16482416739934c463a87644
Commit Graph

662 Commits

Author SHA1 Message Date
Szymon Morek
6a11e8a077 fix: revert changes around zero-copy 
Related-To: NEO-12018

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2024-07-19 12:29:18 +02:00
Szymon Morek
33ab962121 fix: adjust compression hint usage for ocl buffers 
Related-To: NEO-11989

Also, use zero-copy on lnl

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2024-07-18 18:24:48 +02:00
Mateusz Jablonski
778645c11e feature: add initial support for Xe2 platforms 
Related-To: NEO-8188, NEO-10774
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-07-09 10:30:27 +02:00
Szymon Morek
7d25965a78 performance: change buffer type for new coherency model 
Related-To: NEO-11882

Signed-off-by: Szymon Morek <szymon.morek@intel.com>
 2024-07-09 09:33:53 +02:00
Mateusz Jablonski
f171a22c0a refactor: include reg_configs_common using full path 
add missing register offset value

Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-07-03 13:30:46 +02:00
Kamil Kopryk
e74c8c516a refactor: use getInitGpuWalker function in ults 
Related-To: NEO-10641
Signed-off-by: Kamil Kopryk <kamil.kopryk@intel.com>
 2024-06-26 09:31:12 +02:00
Filip Hazubski
2f6eaf149a fix: Update SIP kernel initialization logic 
Initialize SIP kernel when shared device is being initialized
instead of api-specific device.

Initialize debugger when shared device is being initialized
instead of during platform or driver initialization.

Add missing makeResident calls for SIP kernel in heapless paths.

Related-To: HSD-18038645398, HSD-18038819112

Signed-off-by: Filip Hazubski <filip.hazubski@intel.com>
 2024-06-20 18:30:46 +02:00
Jaroslaw Warchulski
63da79798d refactor: reduce the number of GraphicsAllocation constructors and derivatives 
Signed-off-by: Jaroslaw Warchulski <jaroslaw.warchulski@intel.com>
 2024-06-18 21:31:37 +02:00
Mrozek, Michal
38d7e02c28 refactor: remove not needed code 
Signed-off-by: Mrozek, Michal <michal.mrozek@intel.com>
 2024-05-29 13:24:02 +02:00
Mateusz Jablonski
55fad237b8 test: update gtest API usage 
use *_TEST_SUITE* instead of *_TEST_CASE*

Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-05-28 16:20:06 +02:00
Katarzyna Cencelewska
e9f7df6ae6 refactor: create helper for maxPtssIndex 
Signed-off-by: Katarzyna Cencelewska <katarzyna.cencelewska@intel.com>
 2024-05-07 12:47:52 +02:00
Katarzyna Cencelewska
eb256f1ffd refactor: use encode surface state to set pitch for scratch 
Signed-off-by: Katarzyna Cencelewska <katarzyna.cencelewska@intel.com>
 2024-04-25 11:57:14 +02:00
Andrzej Koska
ae139aeffd refactor: Passing information about the engine 
Extension of the interface with information
about the engine type passed to the function

Related-To: NEO-10678

Signed-off-by: Andrzej Koska <andrzej.koska@intel.com>
 2024-04-22 13:33:56 +02:00
Mateusz Jablonski
cb2b572e94 feature: add support for null aub mode 
In this mode AUB csr will be created, however, no aub file will be created

Related-To: NEO-11097
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-04-09 16:59:42 +02:00
Bartosz Dunajski
ef35c5cb62 feature: program device to host fence in ocl path 
Related-To: NEO-10417

Signed-off-by: Bartosz Dunajski <bartosz.dunajski@intel.com>
 2024-04-08 14:57:16 +02:00
Aravind Gopalakrishnan
04b99de4d6 refactor: Force tlb flush during TC after copy 
Signed-off-by: Aravind Gopalakrishnan <aravind.gopalakrishnan@intel.com>
 2024-03-21 07:25:46 +01:00
Mateusz Jablonski
80aa55a3cb fix: don't program dummy blit prior to MI_FLUSH_DW without postsync 
add missing dummy blits before MI_FLUSH_DW with postsync

Related-To: NEO-9996
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-03-01 12:36:13 +01:00
Compute-Runtime-Validation
5fce046877 Revert "fix: don't program dummy blit prior to MI_FLUSH_DW without postsync" 
This reverts commit d796fb559d.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-03-01 01:43:35 +01:00
Dunajski, Bartosz
00964275fb fix: create preemption allocation for Root Csr 
Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2024-02-29 16:46:24 +01:00
Mateusz Jablonski
d796fb559d fix: don't program dummy blit prior to MI_FLUSH_DW without postsync 
add missing dummy blits before MI_FLUSH_DW with postsync

Related-To: NEO-9996
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-02-29 13:30:09 +01:00
Mateusz Jablonski
b6b53daa3f fix: don't program dummy blit prior to MI ARB CHECK 
Related-To: NEO-9996
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-02-27 15:46:46 +01:00
Mateusz Jablonski
9f01a831a2 fix: correct command for dummy blit on PVC 
use MEM_SET command

Related-To: NEO-9996

Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-02-27 14:27:47 +01:00
Dunajski, Bartosz
f31c88d05f fix: size estimation for tlb flush before copy 
Related-To: HSD-18036669673

Signed-off-by: Dunajski, Bartosz <bartosz.dunajski@intel.com>
 2024-02-19 13:35:35 +01:00
Compute-Runtime-Validation
0b64240deb Revert "feature: enable dummy blit WA for PVC" 
This reverts commit fb9d225495.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-02-08 04:27:00 +01:00
Mateusz Jablonski
fb9d225495 feature: enable dummy blit WA for PVC 
cleanup redundant implementation for DG2

Related-To: NEO-9996
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-02-06 10:17:12 +01:00
Katarzyna Cencelewska
67b0b18be3 fix: osAgnostic path for allocate with alignment 
Resolves: NEO-9334
Signed-off-by: Katarzyna Cencelewska <katarzyna.cencelewska@intel.com>
 2024-01-25 11:03:34 +01:00
Mateusz Jablonski
a697a3f718 refactor: create new members for storing spill and private memory in scratch 
rename private scratch space into scratch space slot 1 as it can be generic

Related-To: NEO-9944
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-01-23 12:42:25 +01:00
Compute-Runtime-Validation
f9f9035b95 Revert "refactor: create new members for storing spill and private memory in ... 
This reverts commit 87eb5f554a.

Signed-off-by: Compute-Runtime-Validation <compute-runtime-validation@intel.com>
 2024-01-23 09:13:00 +01:00
Mateusz Jablonski
87eb5f554a refactor: create new members for storing spill and private memory in scratch 
rename private scratch space into scratch space slot 1 as it can be generic

Related-To: NEO-9944
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2024-01-22 19:48:48 +01:00
Dominik Dabek
f3a3ba5cb2 test: use buffer offset in tests 
Offset will not be 0 if buffer is from pool.

Related-To: NEO-9690

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2024-01-22 13:32:36 +01:00
Zbigniew Zdanowicz
b5f698e0c5 feature: add umonitor and umwait synchronization function 
Related-To: NEO-9737

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2024-01-19 14:20:19 +01:00
Mateusz Jablonski
0f5389b452 refactor: rename alias PARSE -> Parse 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2023-12-21 16:17:15 +01:00
Mateusz Jablonski
a6458433dc refactor: correct naming of enum class constants 9/n 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2023-12-19 10:36:25 +01:00
Mateusz Jablonski
dd1b9d6abc refactor: correct naming of enum class constants 8/n 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2023-12-19 08:18:18 +01:00
Mateusz Jablonski
739d181026 refactor: correct naming of enum class constants 6/n 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2023-12-13 14:48:52 +01:00
Mateusz Jablonski
01dd503e47 refactor: correct naming of MemoryPool enum values 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2023-12-13 07:51:39 +01:00
Mateusz Jablonski
b182917d9d refactor: correct naming of allocation types 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2023-12-11 16:23:37 +01:00
Mateusz Jablonski
beafea9b39 refactor: correct naming of enum class constants 2/n 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2023-12-11 13:13:35 +01:00
Mateusz Jablonski
6849d33326 refactor: remove redundant definitions KB/MB/GB 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2023-12-05 08:55:18 +01:00
Mateusz Jablonski
c48e57e2de refactor: rename register offsets and constants 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2023-12-04 18:31:39 +01:00
Mateusz Jablonski
9486cd2a26 refactor: rename WALKER_TYPE to DefaultWalkerType 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2023-12-04 16:29:32 +01:00
Mateusz Jablonski
8884e94a38 refactor: correct variable naming 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2023-12-04 15:54:18 +01:00
Mateusz Jablonski
e57d372608 refactor: correct naming of enum class constants 
EngineGroupType
BlitDirection
PostBlitMode
WaitStatus

Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2023-12-01 11:53:51 +01:00
Mateusz Jablonski
c3ac7b78bd refactor: correct variable naming 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2023-12-01 02:18:46 +01:00
Mateusz Jablonski
c9664e6bad refactor: rename global debug manager to debugManager 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2023-11-30 13:00:59 +01:00
Mateusz Jablonski
36194c4e7d refactor: correct variable namings 
Signed-off-by: Mateusz Jablonski <mateusz.jablonski@intel.com>
 2023-11-29 23:49:03 +01:00
Dominik Dabek
7a6fc209dd performance: prealloc cmdbuffer on mtl 
Preallocate 2 command buffers allocations per command queue initialized
on MTL.

Related-To: NEO-8152

Signed-off-by: Dominik Dabek <dominik.dabek@intel.com>
 2023-11-08 17:21:13 +01:00
Michal Mrozek
80e3632c41 performance: do not free deferred allocations when not needed 
Level Zero doesn't use deferred allocations so no point in paying the
price to check for them in cleanAllocationList.

Signed-off-by: Michal Mrozek <michal.mrozek@intel.com>
 2023-10-27 18:02:43 +02:00
Zbigniew Zdanowicz
0b42510f41 fix: add l1 cache flush to barrier operations when required 
Related-To: NEO-8395

Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2023-10-23 18:18:22 +02:00
Zbigniew Zdanowicz
2e09b5ff66 refactor: reposition preamble helper implementation methods 
Signed-off-by: Zbigniew Zdanowicz <zbigniew.zdanowicz@intel.com>
 2023-10-20 13:18:29 +02:00