intel/compute-runtime
1
0
Fork 0
mirror of https://github.com/intel/compute-runtime.git synced 2025-12-22 10:17:01 +08:00
Code Issues Packages Projects Releases Wiki Activity
Files
43fd32b3ad6f9ebd9fd23b343cea6aed3d98ffe8
compute-runtime/runtime
History
Maciej Dziuban 43fd32b3ad Enable aggregating command buffers with multiple osContexts 
- Store inspectionId for each osContext in GraphicsAllocation
- Pass osContextId to aggregateCommandBuffer and use it to select inspectionId

Change-Id: I2c377ad7577a8c882cc89c1205430cb581c2c0d5
Signed-off-by: Maciej Dziuban <maciej.dziuban@intel.com>
2018-12-06 10:11:07 +01:00
..
accelerators
Update copyright headers
2018-09-20 18:02:35 +02:00
api
Allow Device creating multiple CSRs [7/n]
2018-11-30 15:48:44 +01:00
aub
AUB CSR with a separate function to write memory
2018-11-26 20:21:19 -08:00
aub_mem_dump
Refactor mmio programming.
2018-12-03 14:40:00 +01:00
built_ins
Revert "Fix Read/WriteBuffer for unaligned offsets"
2018-11-27 12:35:03 +01:00
builtin_kernels_simulation
Update copyright headers
2018-09-20 18:02:35 +02:00
command_queue
Allow Device creating multiple CSRs [6/n]
2018-11-29 16:20:13 +01:00
command_stream
Enable aggregating command buffers with multiple osContexts
2018-12-06 10:11:07 +01:00
commands
Update copyright headers
2018-09-20 18:02:35 +02:00
compiler_interface
Fix dumping of cl_cache
2018-12-05 15:02:04 +01:00
context
Allow Device creating multiple CSRs [3/n]
2018-11-23 10:51:34 +01:00
device
Allow Device creating multiple CSRs [7/n]
2018-11-30 15:48:44 +01:00
device_queue
Allow Device creating multiple CSRs [6/n]
2018-11-29 16:20:13 +01:00
dll
Add new CFL device IDs
2018-12-05 16:05:53 +01:00
event
Return valid TaskLevel for UserEvent and GlSyncEvent
2018-12-06 10:09:46 +01:00
execution_environment
Allow Device creating multiple CSRs [6/n]
2018-11-29 16:20:13 +01:00
execution_model
Update copyright headers
2018-09-20 18:02:35 +02:00
gen8
Refactor mmio programming.
2018-12-03 14:40:00 +01:00
gen9
Refactor mmio programming.
2018-12-03 14:40:00 +01:00
gen10
Refactor mmio programming.
2018-12-03 14:40:00 +01:00
gen_common
Delete TypeSelector helper
2018-10-08 13:18:36 +02:00
gmm_helper
Set correct flags for tiling when platform doesn't support y tiling
2018-10-04 22:55:11 +02:00
gtpin
Move igcInfo for gtpin to kernelInfo
2018-11-23 16:38:10 +01:00
guidelines
Update copyright headers
2018-09-20 18:02:35 +02:00
helpers
Decanonize general state base address
2018-12-04 17:02:04 +01:00
indirect_heap
Update copyright headers
2018-09-20 18:02:35 +02:00
instrumentation
Update copyright headers
2018-09-20 18:02:35 +02:00
kernel
Pass more information to programPipelineSelect.
2018-11-15 11:45:45 +01:00
mem_obj
Disable compression when using hostPtr
2018-12-05 16:07:15 +01:00
memory_manager
Enable aggregating command buffers with multiple osContexts
2018-12-06 10:11:07 +01:00
os_interface
Ensure that allocations in 4GB heap have non 0 GPU address to patch.
2018-12-06 09:06:38 +01:00
platform
Allow Device creating multiple CSRs [7/n]
2018-11-30 15:48:44 +01:00
program
Move igcInfo for gtpin to kernelInfo
2018-11-23 16:38:10 +01:00
sampler
Update copyright headers
2018-09-20 18:02:35 +02:00
scheduler
Rename offline compiler: cloc -> ocloc
2018-11-21 13:31:47 +01:00
sharings
Return valid TaskLevel for UserEvent and GlSyncEvent
2018-12-06 10:09:46 +01:00
sku_info
Add support for FtrTileY flag
2018-09-20 11:54:39 -07:00
source_level_debugger
Don't call source level debugger, when kernel doesn't contain debug info
2018-11-27 09:28:29 +01:00
tbx
A partial unification of AUB and TBX CSR classes
2018-11-10 13:12:22 -08:00
utilities
Add support for dumping cl_cache to specified directory
2018-11-29 13:59:26 +01:00
CMakeLists.txt
AUB CSR with a separate function to write memory
2018-11-26 20:21:19 -08:00
enable_gens.cmake
Allow Device creating multiple CSRs [5/n]
2018-11-27 14:25:04 +01:00