intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-26 03:56:16 +08:00
Code Issues Packages Projects Releases Wiki Activity

Fix build: TableGen uses is<T> instead of isa<T> as predicate

Browse Source
This commit is contained in:
Mehdi Amini
2020-06-03 04:05:47 +00:00
parent da33c96d47
commit 48c800cc1b
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
mlir/lib/TableGen/Operator.cpp
View File

@@ -315,7 +315,7 @@ void tblgen::Operator::populateTypeInferenceInfo(
continue;
}
if (getArg(*mi).isa<NamedAttribute *>()) {
if (getArg(*mi).is<NamedAttribute *>()) {
// TODO: Handle attributes.
continue;
} else {