intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-25 09:13:38 +08:00
Code Issues Packages Projects Releases Wiki Activity

[ELF][RISCV] Allow R_RISCV_ADD in relocateNonAlloc()

Browse Source 
gcc may generate .debug_info/.debug_aranges/.debug_line/etc that are
relocated by R_RISCV_ADD*/R_RISCV_SUB* pairs.
Allow R_RISCV_ADD in non-SHF_ALLOC section to fix link errors like:

    ld.lld: error: print.c:(.debug_frame+0x60): has non-ABS relocation R_RISCV_ADD64 against symbol '.L0 '

Differential Revision: https://reviews.llvm.org/D63259

llvm-svn: 365035
This commit is contained in:
Fangrui Song
2019-07-03 12:48:04 +00:00
parent a10bf0939d
commit 5cf3cc6246
2 changed files with 7 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
lld/ELF/InputSection.cpp
View File

@@ -838,7 +838,7 @@ void InputSection::relocateNonAlloc(uint8_t *Buf, ArrayRef<RelTy> Rels) {
if (Expr == R_NONE)
continue;
if (Expr != R_ABS && Expr != R_DTPREL) {
if (Expr != R_ABS && Expr != R_DTPREL && Expr != R_RISCV_ADD) {
std::string Msg = getLocation<ELFT>(Offset) +
": has non-ABS relocation " + toString(Type) +
" against symbol '" + toString(Sym) + "'";

6
lld/test/ELF/riscv-reloc-add.s
View File

@@ -24,3 +24,9 @@ _start:
.word .L1 - .L0
.half .L1 - .L0
.byte .L1 - .L0
## Debug section may use R_RISCV_ADD64/R_RISCV_SUB64 pairs to measure lengths
## of code ranges (e.g. DW_AT_high_pc). Check we allow R_RISCV_ADD*/R_RISCV_SUB*
## in such non-SHF_ALLOC sections in -pie/-shared mode.
.section .debug_info
.quad .L1 - .L0