intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-13 19:08:21 +08:00
Code Issues Packages Projects Releases Wiki Activity

[lldb][docs] Clarify unit for SVE P register size

Browse Source
This commit is contained in:
David Spickett
2024-11-25 09:53:15 +00:00
parent db14010405
commit 84fec7757e
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
lldb/docs/use/aarch64-linux.md
View File

@@ -17,7 +17,7 @@ In LLDB you will be able to see the following new registers:
* `z0-z31` vector registers, each one has size equal to the vector length.
* `p0-p15` predicate registers, each one containing 1 bit per byte in the vector
length. Making each one vector length / 8 sized.
length. So each one is `vector length in bits / 8` bits.
* `ffr` the first fault register, same size as a predicate register.
* `vg`, the vector length in "granules". Each granule is 8 bytes.