intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-17 06:40:01 +08:00
Code Issues Packages Projects Releases Wiki Activity

[docs] Update "production quality" targets for lld/ELF

Browse Source 
Add RISC-V and update Arm from (>= v6) to (>= v4).

Reviewed By: pirama

Differential Revision: https://reviews.llvm.org/D143543
This commit is contained in:
Fangrui Song
2023-02-08 16:16:13 -08:00
parent 4415e2c66a
commit 91a6df3068
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
lld/docs/index.rst
View File

@@ -24,8 +24,8 @@ Features
- It supports various CPUs/ABIs including AArch64, AMDGPU, ARM, Hexagon, MIPS
32/64 big/little-endian, PowerPC, PowerPC64, RISC-V, SPARC V9, x86-32 and
x86-64. Among these, AArch64, ARM (>= v6), PowerPC, PowerPC64, x86-32 and
x86-64 have production quality. MIPS seems decent too.
x86-64. Among these, AArch64, ARM (>= v4), PowerPC, PowerPC64, RISC-V, x86-32
and x86-64 have production quality. MIPS seems decent too.
- It is always a cross-linker, meaning that it always supports all the
above targets however it was built. In fact, we don't provide a