intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-24 00:20:25 +08:00
Code Issues Packages Projects Releases Wiki Activity

trailing whitespace

Browse Source 
llvm-svn: 117740
This commit is contained in:
Jim Grosbach
2010-10-29 23:21:03 +00:00
parent e5c1bda4d1
commit 96d828448f
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/Target/ARM/ARMMCCodeEmitter.cpp
View File

@@ -91,7 +91,7 @@ public:
unsigned getImmMinusOneOpValue(const MCInst &MI, unsigned Op) const {
return MI.getOperand(Op).getImm() - 1;
}
unsigned getNEONVcvtImm32OpValue(const MCInst &MI, unsigned Op) const {
return 64 - MI.getOperand(Op).getImm();
}
@@ -154,7 +154,7 @@ unsigned ARMMCCodeEmitter::getMachineOpValue(const MCInst &MI,
const MCOperand &MO) const {
if (MO.isReg()) {
unsigned regno = getARMRegisterNumbering(MO.getReg());
// Q registers are encodes as 2x their register number.
switch (MO.getReg()) {
case ARM::Q0: case ARM::Q1: case ARM::Q2: case ARM::Q3: