intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-26 12:26:52 +08:00
Code Issues Packages Projects Releases Wiki Activity

[lldb] Skip tests for target var without a proc on both arm64 & arm64e

Browse Source 
LLDB needs to be taught about chained fixups.

<rdar://problem/37773624>
This commit is contained in:
Jonas Devlieghere
2021-10-25 20:44:59 -07:00
parent 1ff1bcab97
commit b1bb1d4c46
2 changed files with 3 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
lldb/test/API/commands/target/basic/TestTargetCommand.py
View File

@@ -44,8 +44,7 @@ class targetCommandTestCase(TestBase):
self.buildAll()
self.do_target_command()
@expectedFailureAll(archs=['arm64e']) # <rdar://problem/37773624>
@expectedFailureDarwin(archs=["arm64"]) # <rdar://problem/37773624>
@expectedFailureDarwin(archs=["arm64", "arm64e"]) # <rdar://problem/37773624>
def test_target_variable_command(self):
"""Test 'target variable' command before and after starting the inferior."""
d = {'C_SOURCES': 'globals.c', 'EXE': self.getBuildArtifact('globals')}
@@ -54,8 +53,7 @@ class targetCommandTestCase(TestBase):
self.do_target_variable_command('globals')
@expectedFailureAll(archs=['arm64e']) # <rdar://problem/37773624>
@expectedFailureDarwin(archs=["arm64"]) # <rdar://problem/37773624>
@expectedFailureDarwin(archs=["arm64", "arm64e"]) # <rdar://problem/37773624>
def test_target_variable_command_no_fail(self):
"""Test 'target variable' command before and after starting the inferior."""
d = {'C_SOURCES': 'globals.c', 'EXE': self.getBuildArtifact('globals')}

2
lldb/test/API/lang/c/global_variables/TestGlobalVariables.py
View File

@@ -21,7 +21,7 @@ class GlobalVariablesTestCase(TestBase):
self.shlib_names = ["a"]
@expectedFailureAll(oslist=["windows"], bugnumber="llvm.org/pr24764")
@expectedFailureAll(archs=["arm64e"]) # <rdar://problem/37773624>
@expectedFailureDarwin(archs=["arm64", "arm64e"]) # <rdar://problem/37773624>
def test_without_process(self):
"""Test that static initialized variables can be inspected without
process."""