intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-31 07:04:56 +08:00
Code Issues Packages Projects Releases Wiki Activity

[mlir][nvvm] Delete backslash

Browse Source 
Delete the backslash. It was there to compile tablegen file. It looks like space also works fine.

Reviewed By: springerm

Differential Revision: https://reviews.llvm.org/D155474
This commit is contained in:
Guray Ozen
2023-07-17 17:38:03 +02:00
parent 4eef2e30d6
commit baba13e9a1
1 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td
View File

@@ -1408,11 +1408,11 @@ def NVVM_CpAsyncBulkTensorGlobalToSharedClusterOp : NVVM_Op<"cp.async.bulk.tenso
std::string ptx = "cp.async.bulk.tensor.";
ptx += std::to_string(dim) + "d.";
ptx += "shared::cluster.global.mbarrier::complete_tx::bytes";
if(dim == 1) ptx += " [%0], [%1, {%3}\], [%2];";
if(dim == 2) ptx += " [%0], [%1, {%3, %4}\], [%2];";
if(dim == 3) ptx += " [%0], [%1, {%3, %4, %5}\], [%2];";
if(dim == 4) ptx += " [%0], [%1, {%3, %4, %5, %6}\], [%2];";
if(dim == 5) ptx += " [%0], [%1, {%3, %4, %5, %6, %7}\], [%2];";
if(dim == 1) ptx += " [%0], [%1, {%3} ], [%2];";
if(dim == 2) ptx += " [%0], [%1, {%3, %4} ], [%2];";
if(dim == 3) ptx += " [%0], [%1, {%3, %4, %5} ], [%2];";
if(dim == 4) ptx += " [%0], [%1, {%3, %4, %5, %6} ], [%2];";
if(dim == 5) ptx += " [%0], [%1, {%3, %4, %5, %6, %7} ], [%2];";
return ptx;
}
}];