intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-20 01:58:44 +08:00
Code Issues Packages Projects Releases Wiki Activity

[CIR] Add support for the ArrayTypeTraitExpr (#171710)

Browse Source 
Add support for the ArrayTypeTraitExpr
This commit is contained in:
Amr Hesham
2025-12-13 13:44:55 +01:00
committed by GitHub
parent 4ea8157773
commit c3a084933f
2 changed files with 25 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
clang/lib/CIR/CodeGen/CIRGenExprScalar.cpp
View File

@@ -855,9 +855,9 @@ public:
return builder.getBool(e->isSatisfied(), cgf.getLoc(e->getExprLoc()));
}
mlir::Value VisitArrayTypeTraitExpr(const ArrayTypeTraitExpr *e) {
cgf.cgm.errorNYI(e->getSourceRange(),
"ScalarExprEmitter: array type trait");
return {};
mlir::Type type = cgf.convertType(e->getType());
mlir::Location loc = cgf.getLoc(e->getExprLoc());
return builder.getConstInt(loc, type, e->getValue());
}
mlir::Value VisitExpressionTraitExpr(const ExpressionTraitExpr *e) {
return builder.getBool(e->getValue(), cgf.getLoc(e->getExprLoc()));

22
clang/test/CIR/CodeGen/cxx-traits.cpp
View File

@@ -57,3 +57,25 @@ void type_trait_expr() {
// OGCG: store i8 0, ptr %[[B_ADDR]], align 1
// OGCG: store i8 0, ptr %[[C_ADDR]], align 1
// OGCG: store i8 0, ptr %[[D_ADDR]], align 1
void array_type_trait_expr() {
unsigned long a = __array_rank(int[10][20]);
unsigned long b = __array_extent(int[10][20], 1);
}
// CIR: %[[A_ADDR:.*]] = cir.alloca !u64i, !cir.ptr<!u64i>, ["a", init]
// CIR: %[[B_ADDR:.*]] = cir.alloca !u64i, !cir.ptr<!u64i>, ["b", init]
// CIR: %[[CONST_2:.*]] = cir.const #cir.int<2> : !u64i
// CIR: cir.store {{.*}} %[[CONST_2]], %[[A_ADDR]] : !u64i, !cir.ptr<!u64i>
// CIR: %[[CONST_20:.*]] = cir.const #cir.int<20> : !u64i
// CIR: cir.store {{.*}} %[[CONST_20]], %[[B_ADDR]] : !u64i, !cir.ptr<!u64i>
// LLVM: %[[A_ADDR:.*]] = alloca i64, i64 1, align 8
// LLVM: %[[B_ADDR:.*]] = alloca i64, i64 1, align 8
// LLVM: store i64 2, ptr %[[A_ADDR]], align 8
// LLVM: store i64 20, ptr %[[B_ADDR]], align 8
// OGCG: %[[A_ADDR:.*]] = alloca i64, align 8
// OGCG: %[[B_ADDR:.*]] = alloca i64, align 8
// OGCG: store i64 2, ptr %[[A_ADDR]], align 8
// OGCG: store i64 20, ptr %[[B_ADDR]], align 8