intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-17 14:48:27 +08:00
Code Issues Packages Projects Releases Wiki Activity

[RISCV] Replace XLenVT in RV64 only pattern with i64. NFC

Browse Source
This commit is contained in:
Craig Topper
2023-11-21 11:21:55 -08:00
parent e1ee0e8510
commit c9fd76f45f
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/lib/Target/RISCV/RISCVInstrInfo.td
View File

@@ -2013,7 +2013,7 @@ def : Pat<(XLenVT (abs GPR:$rs1)),
let Predicates = [HasShortForwardBranchOpt, IsRV64] in
def : Pat<(sext_inreg (abs 33signbits_node:$rs1), i32),
(PseudoCCSUBW (i64 GPR:$rs1), (i64 X0), /* COND_LT */ 2,
(XLenVT GPR:$rs1), (i64 X0), (i64 GPR:$rs1))>;
(i64 GPR:$rs1), (i64 X0), (i64 GPR:$rs1))>;
//===----------------------------------------------------------------------===//
// Experimental RV64 i32 legalization patterns.