intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-26 12:26:52 +08:00
Code Issues Packages Projects Releases Wiki Activity

[RISCV] Correct comments in rv64-stackmap.ll to not use X86 register name. NFC (#165912)

Browse Source 
Note, X86 forces a frame pointer for stackmaps/patchpoint. So they use
RBP where we use SP.
This commit is contained in:
Craig Topper
2025-11-03 12:35:54 -08:00
committed by GitHub
parent 0623497a0f
commit ca00234c09
1 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
llvm/test/CodeGen/RISCV/rv64-stackmap.ll
View File

@@ -286,8 +286,8 @@ define void @liveConstant() {
; CHECK-NEXT: .half 0
; CHECK-NEXT: .half 28
;
; Check that at least one is a spilled entry from RBP.
; Location: Indirect RBP + ...
; Check that at least one is a spilled entry from SP.
; Location: Indirect SP + ...
; CHECK: .byte 3
; CHECK-NEXT: .byte 0
; CHECK-NEXT: .half 8
@@ -307,7 +307,7 @@ entry:
; CHECK-NEXT: .half 0
; 1 location
; CHECK-NEXT: .half 1
; Loc 0: Direct RBP - ofs
; Loc 0: Direct SP + ofs
; CHECK-NEXT: .byte 2
; CHECK-NEXT: .byte 0
; CHECK-NEXT: .half 8
@@ -320,14 +320,14 @@ entry:
; CHECK-NEXT: .half 0
; 2 locations
; CHECK-NEXT: .half 2
; Loc 0: Direct RBP - ofs
; Loc 0: Direct SP + ofs
; CHECK-NEXT: .byte 2
; CHECK-NEXT: .byte 0
; CHECK-NEXT: .half 8
; CHECK-NEXT: .half 2
; CHECK-NEXT: .half 0
; CHECK-NEXT: .word
; Loc 1: Direct RBP - ofs
; Loc 1: Direct SP + ofs
; CHECK-NEXT: .byte 2
; CHECK-NEXT: .byte 0
; CHECK-NEXT: .half 8