intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-26 21:53:12 +08:00
Code Issues Packages Projects Releases Wiki Activity

[RISCV] Sink more common code from RVInst/RVInst16 into RVInstCommon. NFC

Browse Source 
Reviewed By: wangpc

Differential Revision: https://reviews.llvm.org/D155787
This commit is contained in:
Craig Topper
2023-07-20 00:03:44 -07:00
parent 845b03cea4
commit d76d5c7d89
2 changed files with 9 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
llvm/lib/Target/RISCV/RISCVInstrFormats.td
View File

@@ -156,9 +156,15 @@ def OPC_SYSTEM : RISCVOpcode<"SYSTEM", 0b1110011>;
def OPC_OP_P : RISCVOpcode<"OP_P", 0b1110111>;
def OPC_CUSTOM_3 : RISCVOpcode<"CUSTOM_3", 0b1111011>;
class RVInstCommon<InstFormat format> : Instruction {
class RVInstCommon<dag outs, dag ins, string opcodestr, string argstr,
list<dag> pattern, InstFormat format> : Instruction {
let Namespace = "RISCV";
dag OutOperandList = outs;
dag InOperandList = ins;
let AsmString = opcodestr # "\t" # argstr;
let Pattern = pattern;
let TSFlags{4-0} = format.Value;
// Defaults
@@ -210,7 +216,7 @@ class RVInstCommon<InstFormat format> : Instruction {
class RVInst<dag outs, dag ins, string opcodestr, string argstr,
list<dag> pattern, InstFormat format>
: RVInstCommon<format> {
: RVInstCommon<outs, ins, opcodestr, argstr, pattern, format> {
field bits<32> Inst;
// SoftFail is a field the disassembler can use to provide a way for
// instructions to not match without killing the whole decode process. It is
@@ -222,11 +228,6 @@ class RVInst<dag outs, dag ins, string opcodestr, string argstr,
bits<7> Opcode = 0;
let Inst{6-0} = Opcode;
dag OutOperandList = outs;
dag InOperandList = ins;
let AsmString = opcodestr # "\t" # argstr;
let Pattern = pattern;
}
// Pseudo instructions

7
llvm/lib/Target/RISCV/RISCVInstrFormatsC.td
View File

@@ -12,7 +12,7 @@
class RVInst16<dag outs, dag ins, string opcodestr, string argstr,
list<dag> pattern, InstFormat format>
: RVInstCommon<format> {
: RVInstCommon<outs, ins, opcodestr, argstr, pattern, format> {
field bits<16> Inst;
// SoftFail is a field the disassembler can use to provide a way for
// instructions to not match without killing the whole decode process. It is
@@ -22,11 +22,6 @@ class RVInst16<dag outs, dag ins, string opcodestr, string argstr,
let Size = 2;
bits<2> Opcode = 0;
dag OutOperandList = outs;
dag InOperandList = ins;
let AsmString = opcodestr # "\t" # argstr;
let Pattern = pattern;
}
class RVInst16CR<bits<4> funct4, bits<2> opcode, dag outs, dag ins,