intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-25 01:07:04 +08:00
Code Issues Packages Projects Releases Wiki Activity

[lldb][AArch64] Correct compile options for Neon corefile

Browse Source 
SVE is not required, it has its own test. Note that
there is no "+neon" so "+simd" is used instead.

Also rename the file to match the name of the corefile
it produces.

Reviewed By: omjavaid

Differential Revision: https://reviews.llvm.org/D85134
This commit is contained in:
David Spickett
2020-08-03 15:09:48 +01:00
parent 94a5919946
commit e82866d5d9
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
lldb/test/API/functionalities/postmortem/elf-core/aarch64-neon.c → lldb/test/API/functionalities/postmortem/elf-core/linux-aarch64-neon.c
View File

@@ -1,6 +1,6 @@
// compile with -march=armv8-a+sve on compatible aarch64 compiler
// linux-aarch64-sve.core was generated by: aarch64-linux-gnu-gcc-8
// commandline: -march=armv8-a+sve -nostdlib -static -g linux-aarch64-sve.c
// compile with -march=armv8-a+simd on compatible aarch64 compiler
// linux-aarch64-neon.core was generated by: aarch64-linux-gnu-gcc-8
// commandline: -march=armv8-a+simd -nostdlib -static -g linux-aarch64-neon.c
static void bar(char *boom) {
char F = 'b';
asm volatile("fmov d0, #0.5\n\t");