intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-02-06 23:31:50 +08:00
Code Issues Packages Projects Releases Wiki Activity

Set field info for unions.

Browse Source 
llvm-svn: 76856
This commit is contained in:
Anders Carlsson
2009-07-23 04:59:05 +00:00
parent 02def54fa1
commit f55922b8b8
1 changed files with 11 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
clang/lib/CodeGen/CGRecordLayoutBuilder.cpp
View File

@@ -151,6 +151,7 @@ void CGRecordLayoutBuilder::LayoutUnion(const RecordDecl *D) {
const ASTRecordLayout &Layout = Types.getContext().getASTRecordLayout(D);
const FieldDecl *FD = 0;
const llvm::Type *Ty = 0;
uint64_t Size = 0;
unsigned Align = 0;
@@ -182,12 +183,21 @@ void CGRecordLayoutBuilder::LayoutUnion(const RecordDecl *D) {
Ty = FieldTy;
Align = FieldAlign;
Size = FieldSize;
FD = *Field;
}
}
// Now add our field.
if (Ty)
if (FD) {
AppendField(0, Size, Ty);
Types.addFieldInfo(FD, 0);
if (FD->isBitField()) {
uint64_t FieldSize =
FD->getBitWidth()->EvaluateAsInt(Types.getContext()).getZExtValue();
Types.addBitFieldInfo(FD, 0, FieldSize);
}
}
// Append tail padding.
if (Layout.getSize() / 8 > Size)