intel/llvm
1
0
Fork 0
mirror of https://github.com/intel/llvm.git synced 2026-01-14 03:50:17 +08:00
Code Issues Packages Projects Releases Wiki Activity

[RISCV] Remove fix introduced by r369573, superseded by r369580

Browse Source 
llvm-svn: 369590
This commit is contained in:
Luis Marques
2019-08-21 22:02:56 +00:00
parent 49ac7ece16
commit f7cdff4ffd
1 changed files with 0 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
View File

@@ -306,7 +306,6 @@ static DecodeStatus decodeRVCInstrSImm(MCInst &Inst, unsigned Insn,
DecodeStatus Result = decodeSImmOperand<6>(Inst, SImm6, Address, Decoder);
(void)Result;
assert(Result == MCDisassembler::Success && "Invalid immediate");
(void)SImm6;
return MCDisassembler::Success;
}
@@ -319,7 +318,6 @@ static DecodeStatus decodeRVCInstrRdSImm(MCInst &Inst, unsigned Insn,
DecodeStatus Result = decodeSImmOperand<6>(Inst, SImm6, Address, Decoder);
(void)Result;
assert(Result == MCDisassembler::Success && "Invalid immediate");
(void)SImm6;
return MCDisassembler::Success;
}
@@ -333,7 +331,6 @@ static DecodeStatus decodeRVCInstrRdRs1UImm(MCInst &Inst, unsigned Insn,
DecodeStatus Result = decodeUImmOperand<6>(Inst, UImm6, Address, Decoder);
(void)Result;
assert(Result == MCDisassembler::Success && "Invalid immediate");
(void)UImm6;
return MCDisassembler::Success;
}