intel/llvm

mirror of https://github.com/intel/llvm.git synced 2026-01-19 09:31:59 +08:00

Go to file

Craig Topper 4561edbec0 [X86] Add X86ISD::VMFPROUND to handle the masked case of VCVTPD2PSZ128 which only produces 2 result elements and zeroes the upper elements.

We can't represent this properly with vselect like we normally do. We also have to update the instruction definition to use a VK2WM mask instead of VK4WM to represent this.

Fixes another case from PR34877.

llvm-svn: 351017

2019-01-13 02:59:57 +00:00

clang

NFC: Make utility private

2019-01-12 17:07:05 +00:00

clang-tools-extra

[clang-tidy] new check 'readability-redundant-preprocessor'

2019-01-11 07:59:47 +00:00

compiler-rt

[sanitizer] Move android's GetPageSize to a header (NFC)

2019-01-12 00:09:24 +00:00

debuginfo-tests

…

libclc

cmake: Install libraries to DATADIR from GNUInstallDirs

2019-01-07 20:20:37 +00:00

libcxx

Change from a to a . Fixes PR#39871.

2019-01-11 21:57:12 +00:00

libcxxabi

[libcxx] Remove bad_array_length

2018-11-29 19:44:57 +00:00

libunwind

Revert "[Sparc] Add Sparc V8 support"

2019-01-10 01:08:31 +00:00

lld

Add a release note about MSP430 support.

2019-01-11 22:31:35 +00:00

lldb

Add SymbolFileBreakpad.

2019-01-12 03:17:39 +00:00

llgo

…

llvm

[X86] Add X86ISD::VMFPROUND to handle the masked case of VCVTPD2PSZ128 which only produces 2 result elements and zeroes the upper elements.

2019-01-13 02:59:57 +00:00

openmp

[OpenMP][libomptarget] Use shared memory variable for tracking parallel level

2019-01-09 18:30:14 +00:00

parallel-libs

…

polly

…

pstl

[pstl] Fix compile errors when PARALLEL_POLICIES is disabled

2019-01-10 11:23:33 +00:00

.arcconfig

Add an .arcconfig for the top of the git monorepo.

2019-01-11 16:27:14 +00:00

README.md

…

README.md

The LLVM Compiler Infrastructure

This directory and its subdirectories contain source code for LLVM, a toolkit for the construction of highly optimized compilers, optimizers, and runtime environments.

Languages

LLVM 41.5%

C++ 31.7%

C 13%

Assembly 9.1%

MLIR 1.5%

Other 2.8%