mirror of
https://github.com/intel/llvm.git
synced 2026-01-19 01:15:50 +08:00
5ee87726dd2548a91f24b94a9fbdd41c8c508bf6
This prepares tablegen to compute register lists from set theoretic dag expressions. This doesn't really make any difference as long as Target.td still declares RegisterClass::MemberList as [Register]. llvm-svn: 133043
Languages
LLVM
41.5%
C++
31.7%
C
13%
Assembly
9.1%
MLIR
1.5%
Other
2.8%