Logo
Explore Help
Sign In
intel/llvm
1
0
Fork 0
You've already forked llvm
mirror of https://github.com/intel/llvm.git synced 2026-01-27 06:06:34 +08:00
Code Issues Packages Projects Releases Wiki Activity
Files
c19fae507e311723b40a0cafa17d4e48b1664fb9
llvm/mlir/lib/TableGen
History
Mehdi Amini 48c800cc1b Fix build: TableGen uses is<T> instead of isa<T> as predicate
2020-06-03 04:06:19 +00:00
..
Argument.cpp
…
Attribute.cpp
[mlir] Add simple generator for return types
2020-05-27 08:45:55 -07:00
CMakeLists.txt
[MLIR] LLVMMLIRTableGen -> MLIRTableGen
2020-05-19 14:49:32 -07:00
Constraint.cpp
…
Dialect.cpp
…
Format.cpp
…
OpClass.cpp
[mlir] Use ValueRange instead of ArrayRef<Value>
2020-05-28 09:05:24 -07:00
Operator.cpp
Fix build: TableGen uses is<T> instead of isa<T> as predicate
2020-06-03 04:06:19 +00:00
OpInterfaces.cpp
[mlir][Symbol] Change Symbol from a Trait into an OpInterface.
2020-04-27 13:04:49 -07:00
OpTrait.cpp
[mlir][DeclareOpInterfaceMethods] Allow specifying a set of methods to force declaration generation for.
2020-04-29 16:48:15 -07:00
Pass.cpp
…
Pattern.cpp
Revert "[mlir][drr] NFC: avoid SmallVector when collecting substitution values"
2020-04-24 15:33:03 -04:00
Predicate.cpp
…
Region.cpp
…
SideEffects.cpp
[mlir] Updated SideEffect interface definitions to use tablegen Resource objects.
2020-05-08 09:55:08 +02:00
Successor.cpp
[llvm][ADT] Move TypeSwitch class from MLIR to LLVM
2020-04-14 15:14:41 -07:00
Type.cpp
[llvm][ADT] Move TypeSwitch class from MLIR to LLVM
2020-04-14 15:14:41 -07:00
Powered by Gitea Version: 1.25.4 Page: 1215ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API