Logo
Explore Help
Sign In
intel/llvm
1
0
Fork 0
You've already forked llvm
mirror of https://github.com/intel/llvm.git synced 2026-01-25 19:44:38 +08:00
Code Issues Packages Projects Releases Wiki Activity
Files
cd7f1714dea16261e0362b80958296f9782d625e
llvm/bolt/lib/Core
History
Job Noorman cd7f1714de [BOLT][RISCV] Implement R_RISCV_64 (#67558)
Relocation for 64-bit absolute values.
2023-09-27 14:33:59 +00:00
..
AddressMap.cpp
[BOLT] Give precedence to first AddressMap entries
2023-08-24 11:59:43 -07:00
BinaryBasicBlock.cpp
[BOLT] Calculate output values using BOLTLinker
2023-08-28 10:13:07 +02:00
BinaryContext.cpp
[BOLT][RISCV] Add support for linker relaxation
2023-09-15 11:57:28 +02:00
BinaryData.cpp
…
BinaryEmitter.cpp
[BOLT] Fix trap value for non-X86
2023-08-24 01:29:41 +03:00
BinaryFunction.cpp
[BOLT] Skip the validation of CFG after it is finalized
2023-09-17 00:07:59 +08:00
BinaryFunctionProfile.cpp
…
BinarySection.cpp
…
CMakeLists.txt
[BOLT] Calculate input to output address map using BOLTLinker
2023-08-21 10:36:20 +02:00
DebugData.cpp
…
DIEBuilder.cpp
…
DynoStats.cpp
[BOLT] Rename isLoad/isStore to mayLoad/mayStore
2023-09-01 09:36:05 +02:00
Exceptions.cpp
…
FunctionLayout.cpp
…
HashUtilities.cpp
[BOLT] Always match stale entry blocks
2023-09-08 15:46:20 -07:00
JumpTable.cpp
…
MCPlusBuilder.cpp
…
ParallelUtilities.cpp
…
Relocation.cpp
[BOLT][RISCV] Implement R_RISCV_64 (#67558)
2023-09-27 14:33:59 +00:00
Powered by Gitea Version: 1.25.4 Page: 1208ms Template: 5ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API